MAX® V BSDL 文件
浏览特定设备的边界扫描描述语言 (BSDL) 文件并选择合适的设备封装。无论速度等级或温度如何,都可以使用相同的 BSDL 文件。
{"collectionRelationTags":{"relations":{"OR":["etm-C29F58D8-B31D-4109-B8FC-F6D026341F6C","etm-9A05AA22-DCA0-413D-BFCE-F341DA4FFAA5"],"EXCLUDE":["etm-f6e0d09943a943d383e81b5f64a3956c","etm-ececc448f2f54f0e87cdf5558856b275"],"AND":["etm-081db853a9a148959ca49c264f8ee5be"]},"featuredIds":[]},"collectionId":"653181","resultPerPage":50.0,"filters":[{"facetId":"@stm_10309_zh","field":"stm_10309_zh","type":"hierarchical","basePath":"Technology","displayName":"Technology","deprecated":false,"rootFilter":"","position":0},{"facetId":"fpgadevicefamily","type":"fpgadevicefamily","deprecated":true,"name":"fpgadevicefamily","position":1},{"facetId":"lastupdated","type":"lastupdated","deprecated":true,"name":"lastupdated","position":2}],"coveoRequestHardLimit":"1000","accessDetailsPagePath":"/content/www/us/en/secure/design/internal/access-details.html","collectionGuids":["etm-081db853a9a148959ca49c264f8ee5be"],"cardView":false,"sorting":"Newest","defaultImagesPath":"/content/dam/www/public/us/en/images/uatable/default-icons","coveoMaxResults":5000,"coveoSplitSize":500,"fpgaFacetRootPaths":"{\"fpgadevicefamily\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Programmable Devices\"],\"quartusedition\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software\"],\"quartusaddon\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software - Add-ons\"],\"fpgaplatform\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® FPGA Platforms\"]}","newWrapperPageEnabled":true,"descendingSortingForNumericalFacetsName":"[\"Intel® Quartus® Prime Pro Edition\",\"Intel® Quartus® Prime Lite Edition\",\"Intel® Quartus® Prime Standard Edition\",\"Quartus® II Subscription Edition\",\"Quartus® II Web Edition\"]","columnsConfiguration":{"idColumn":true,"dateColumn":true,"versionColumn":true,"contentTypeColumn":false,"columnsMaxSize":0},"dynamicColumnsConfiguration":[{"name":"DynamicColumn_id","type":"id","gtv":"ID 标签","width":60,"selected":true},{"name":"DynamicColumn_date","type":"date","gtv":"日期","width":60,"selected":true},{"name":"DynamicColumn_version","type":"version","gtv":"版本","width":135,"selected":true}],"updateCollateralMetadataEnabled":true,"relatedAssetsEnable":true,"disableExpandCollapseAll":false,"enableRelatedAssetsOnExpandAll":false,"disableBlueBanner":false,"isICS":false}
注意
1BSDL 文件已使用以下工具完成语法检查:
- JTAG 技术
- ASSET Intertech - 安捷伦科技有限公司
- Corelis
- Goepel electronic
- Temento Systems
如有疑问,可在Intel® 客服中心找到相关回答。拥有Intel®卓越支持的客户可以在Intel®卓越支持中找到培训和帮助的主题。
您还可以在Intel® 社区提问和回答FPGAs和可编程解决方案产品系列问题。
如欲了解有关边界扫描测试的信息,请参阅英特尔® FPGA BSDL 支持的相关文档链接。