Intel® Arria® 10收发器PHY用户指南

ID 683617
日期 11/06/2017
Public

本文档可提供新的版本。客户应 单击此处 前往查看最新版本。

文档目录

2.7.7. PIPE的ATX PLL IP参数内核设置

表 187.  PIPE Gen1、Gen2和Gen3模式下的Arria 10 ATX PLL IP内核的参数设置这一部分包含此协议的建议参数值。请参考使用Arria 10收发器Native PHY IP内核了解参数值的完整范围。
参数 Gen1 PIPE Gen2 PIPE Gen3 PIPE (Gen3速度)
PLL
General
Message level for rule violations Error Error Error
Protocol Mode PCIe* Gen 1 PCIe Gen 2 PCIe Gen 3
Bandwidth

Low, medium, high

Low, medium, high

Low, medium, high

Number of PLL reference clocks 1 1 1
Selected reference clock source 0 0 0
Ports
Primary PLL clock output buffer GX clock output buffer GX clock output buffer GX clock output buffer
Enable PLL GX clock output port Enable Enable Enable
Enable PLL GT clock output port Disable Disable Disable
Enable PCIe clock output port pll_pcie_clk Enable Enable Disable (使用fPLL的pll_pcie_clk output端口驱动hclk)
Enable ATX to fPLL cascade clock output port Disable Disable Disable
Output Frequency
PLL output frequency 1250MHz 2500MHz 4000MHz
PLL output datarate 2500Mbps 5000Mbps 8000Mbps
Enable fractional mode Disable Disable Disable
PLL integer reference clock frequency 100MHz, 125MHZ 100MHz, 125MHZ 100MHz, 125MHZ
Configure counters manually Disable Disable Disable
Multiple factor (M counter) N/A N/A N/A
Divide factor (N counter) N/A N/A N/A
Divide factor (L counter) N/A N/A N/A
Master Clock Generation Block
MCGB
Include master clock generation block

Disable for x1

Enable for x2, x4, x8

Disable for x1

Enable for x2, x4, x8

Disable for x1

Enable for x2, x4, x8

Clock division factor

N/A for x1

1 for x2, x4, x8

N/A for x1

1 for x2, x4, x8

N/A for x1

1 for x2, x4, x8

Enable x6/xN non-bnded high speed clock output port

N/A for x1

Disable for x2, x4, x8

N/A for x1

Disable for x2, x4, x8

N/A for x1

Disable for x2, x4, x8

Enable PCIe clock switch interface

N/A for x1

Disable for x2, x4, x8

N/A for x1

Enable for x2, x4, x8

N/A for x1

Enable for x2, x4, x8

Number of auxiliary MCGB clock input ports

N/A for x1

0 for x2, x4, x8

N/A for x1

0 for x2, x4, x8

N/A for x1

1 for x2, x4, x8

MCGB input clock frequency 1250 MHz 2500 MHz 4000 MHz
MCGB output data rate 2500 Mbps 5000 Mbps 8000 Mbps
Bonding
Enable bonding clock output ports

N/A for x1

Enable for x2, x4, x8

N/A for x1

Enable for x2, x4, x8

N/A for x1

Enable for x2, x4, x8

Enable feedback compensation bonding

N/A for x1 design

Disable for x2, x4, x8

N/A for x1 design

Disable for x2, x4, x8

Disable for x1

Disable for x2, x4, x8

PMA interface width

N/A for x1 design

10 for x2, x4, x8

N/A for x1 design

10 for x2, x4, x8

N/A for x1

10 for x2, x4, x8

Dynamic Reconfiguration
Enable dynamic reconfiguration Disable Disable Disable
Enable Altera Debug Master Endpoint Disable Disable Disable
Separate avmm_busy from reconfig_waitrequest N/A N/A N/A
Optional Reconfiguration Logic
Enable capability registers N/A N/A N/A
Set user-defined IP identifier N/A N/A N/A
Enable control and status registers N/A N/A N/A
Configuration Files
Configuration file prefix N/A N/A N/A
Generate SystemVerilog package file N/A N/A N/A
Generate C Header file N/A N/A N/A
Generate MIF (Memory Initialize file) N/A N/A N/A
Generation Options
Generate parameter documentation file Enable Enable Enable