跳转至主要内容
英特尔标志 - 返回主页
我的工具

选择您的语言

  • Bahasa Indonesia
  • Deutsch
  • English
  • Español
  • Français
  • Português
  • Tiếng Việt
  • ไทย
  • 한국어
  • 日本語
  • 简体中文
  • 繁體中文
登录 以访问受限制的内容

使用 Intel.com 搜索

您可以使用几种方式轻松搜索整个 Intel.com 网站。

  • 品牌名称: 酷睿 i9
  • 文件号: 123456
  • Code Name: Emerald Rapids
  • 特殊操作符: “Ice Lake”、Ice AND Lake、Ice OR Lake、Ice*

快速链接

您也可以尝试使用以下快速链接查看最受欢迎搜索的结果。

  • 产品信息
  • 支持
  • 驱动程序和软件

最近搜索

登录 以访问受限制的内容

高级搜索

仅搜索

Sign in to access restricted content.

不建议本网站使用您正在使用的浏览器版本。
请考虑通过单击以下链接之一升级到最新版本的浏览器。

  • Safari
  • Chrome
  • Edge
  • Firefox

Multi-Rail Power Sequencer and Monitor

Overview

The Multi-Rail Power Sequencer and Monitor is a highly parameterizable set of intellectual property (IP) blocks that can be customized to meet your power sequencing needs. It does the following: 

  • Controls the enable sequence of up to 143 output rails
  • Can be distributed across multiple Intel® MAX® 10 devices to increase the number of monitored channels
  • Allows any combination of power good inputs and monitored voltage rails.

The sequencing can be based on voltages reaching a certain threshold and timed events. It offers parameterizable levels of glitch filtering on power good or voltage inputs, customizable retry responses, a comprehensive Power Management Bus (PMBus*) interface, and numerous other options to tailor the sequencer to the needs of your application.

Download

Latest version: 2.2.0, January 22, 2024

 

Download

Release Notes

User Guide

Features

  • Sequence and monitor any combination of up to 144 rails:
  • Up to 18 voltage-monitored rails per Intel® MAX® 10 device
  • Up to 144 digital-monitored power good rails
  • Monitor overvoltage, undervoltage, and power good status
  • Easily configurable via Platform Designer GUI
  • Compliant agent interface: PMBus* v1.2 
  • Programmable noise filtering on analog input samples and debouncing (28 delay levels) of digital power good inputs
  • Latch all warning and fault conditions until cleared
  • Set defaults and dynamically control levels for overvoltage, undervoltage, and power good
  • Programmable response behavior for overvoltage and undervoltage events
  • Configurable delays between sequencing of rails, the qualification window, discharge, and retries
  • Cascade or instantiate multiple times within the same device as independent controllers
  • Validate behavior with the included simulation test bench

Get Help

GitHub* Repository

Report an Issue

 

open at intel logo

Explore the world of Intel’s open platform projects, contributions, community initiatives, and more at open.intel.com.

Explore

 

  • Overview
  • Features
  • Get Help
  • 公司信息
  • 英特尔资本
  • 企业责任部
  • 投资者关系
  • 联系我们
  • 新闻发布室
  • 网站地图
  • 招贤纳士 (英文)
  • © 英特尔公司
  • 沪 ICP 备 18006294 号-1
  • 使用条款
  • *商标
  • Cookie
  • 隐私条款
  • 请勿分享我的个人信息 California Consumer Privacy Act (CCPA) Opt-Out Icon

英特尔技术可能需要支持的硬件、软件或服务激活。// 没有任何产品或组件能够做到绝对安全。// 您的成本和结果可能会有所不同。// 性能因用途、配置和其他因素而异。请访问 intel.cn/performanceindex 了解更多信息。// 请参阅我们的完整法律声明和免责声明。// 英特尔致力于尊重人权,并避免成为侵犯人权行为的同谋。请参阅英特尔的《全球人权原则》。英特尔产品和软件仅可用于不会导致或有助于任何国际公认的侵犯人权行为的应用。

英特尔页脚标志