Extend the Roofline Model

Get the Latest on All Things CODE

Sign Up
author-image

作者

Aleksandar Ilic

Senior researcher, HPC Architectures & Systems Group, Instituto de Engenharia de Sistemas e Computadores - Investigação e Desenvolvimento (INESC-ID)

 Diogo Augusto Pereira Marques

Researcher, HPC Architectures & Systems Group, INESC-ID

Subscribe: iTunes* | Spotify* | Google* | PodBean* | RSS

INESC-ID researchers Aleksandar Ilic and Diogo Augusto Pereira Marques reveal their journey in extending roofline modeling for use in application optimization, known as the Cache-Aware Roofline Model, which has been incorporated into Intel® Advisor and recognized with an award from the High Performance Embedded Architecture and Compilation (HiPEAC) community in Europe. They are now taking this model further, tackling different types of devices, including CPUs and GPUs, with the help of Data Parallel C++ (DPC++). Using the Cache-Aware Roofline Model, developers can detect bottlenecks in their code and derive strategies to squeeze maximum performance out of their architecture.

Download Transcript

产品和性能信息

1

性能因用途、配置和其他因素而异。请访问 www.Intel.cn/PerformanceIndex 了解更多信息。