JESD204C Intel® FPGA IP Release Notes
## Contents

1. **JESD204C Intel® FPGA IP Release Notes** ................................................................. 3  
   1.1. JESD204C Intel FPGA IP v1.1.0 ........................................................................ 3  
   1.2. JESD204C Intel FPGA IP v1.0.0 ........................................................................ 4  
   1.3. JESD204C Intel FPGA IP v1.0.0 ........................................................................ 4
1. JESD204C Intel® FPGA IP Release Notes

If a release note is not available for a specific IP version, the IP has no changes in that version. For information on IP update releases up to v18.1, refer to the Intel® Quartus® Prime Design Suite Update Release Notes.

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

The IP versioning scheme (X.Y.Z) number changes from one software version to another. A change in:

- X indicates a major revision of the IP. If you update your Intel Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

Related Information

- Intel Quartus Prime Design Suite Update Release Notes
- Introduction to Intel FPGA IP Cores
- JESD204C Intel FPGA IP User Guide
- JESD204C Intel Agilex™ FPGA IP Design Example User Guide
- JESD204C Intel Stratix® 10 FPGA IP Design Example User Guide
- Errata for the JESD204C Intel FPGA IP in Knowledge Base

1.1. JESD204C Intel FPGA IP v1.1.0

Table 1. v1.1.0 2019.12.16

<table>
<thead>
<tr>
<th>Intel Quartus Prime Version</th>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>19.4</td>
<td>Updated the supported maximum data rate to 28.9 Gbps for Intel Stratix® 10 and Intel Agilex™ E-tile devices. Optimized area utilization for JESD204C RX IP. Enabled hardware design example for Intel Agilex devices.</td>
<td>– You can generate the design example using the Intel Agilex Signal Integrity development kit.</td>
</tr>
</tbody>
</table>
## 1.2. JESD204C Intel FPGA IP v1.0.0

### Table 2. v1.0.0 2019.09.30

<table>
<thead>
<tr>
<th>Intel Quartus Prime Version</th>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>19.3</td>
<td>Added advance support for Intel Agilex E-tile devices.</td>
<td>The Intel Agilex E-tile devices are now supported in the 19.3 version of the Intel Quartus Prime Pro Edition software. Upgrade your IP to use the new features.</td>
</tr>
</tbody>
</table>

Added the following presets for Intel Agilex devices:
- LMF = 2812, 24.333 Gbps
- LMF = 484, 16.222 Gbps

You can simulate these presets through the Example Design tab in the JESD204C IP parameter editor.

## 1.3. JESD204C Intel FPGA IP v1.0.0

### Table 3. v1.0.0 2019.07.01

<table>
<thead>
<tr>
<th>Intel Quartus Prime Version</th>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>19.2</td>
<td>Initial release for Intel Stratix 10 E-tile devices.</td>
<td>—</td>
</tr>
</tbody>
</table>