



Pin Information for the Cyclone® V 5CEFA5 Device  
Version 1.1  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	M383	QDS for X8	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2	Board Connection Requirement for Pin Migration Only
3A		TDO		TDO			AD25				
3A		nCS0		DATA4			AD24				
3A		TMS		TMS			AE25				
3A		AS_DATA3		DATA3			AE24				
3A		TCK		TCK			AC22				
3A		AS_DATA2		DATA2			AB21				
3A		TDI		TDI			AD23				
3A		AS_DATA1		DATA1			AE21				
3A		DCLK		DCLK			AE22				
3A		AS_DATA0,ASDO		DATA0			AE23				
3A	VREFB3AN0	IO		DATA6	DIFFIO RX_B1n	DIFFOUT B1n	AE18	DQ1B			
3A	VREFB3AN0	IO		DATA5	DIFFIO TX_B2n	DIFFOUT B2n	AE20				
3A	VREFB3AN0	IO		DATA8	DIFFIO RX_B1p	DIFFOUT B1p	AD19	DQ1B			
3A	VREFB3AN0	IO		DATA7	DIFFIO TX_B2p	DIFFOUT B2p	AD21	DQ1B			
3A	VREFB3AN0	IO		DATA10	DIFFIO RX_B3n	DIFFOUT B3n	AD18	DQS1B			
3A	VREFB3AN0	IO		DATA9	DIFFIO TX_B4n	DIFFOUT B4n	AB20	DQ1B			
3A	VREFB3AN0	IO		DATA12	DIFFIO RX_B3p	DIFFOUT B3p	AC17	DQS1B			
3A	VREFB3AN0	IO		DATA11	DIFFIO TX_B4p	DIFFOUT B4p	AB19				
3A	VREFB3AN0	IO		DATA14	DIFFIO RX_B5n	DIFFOUT B5n	AE17	DQ1B			
3A	VREFB3AN0	IO		DATA13	DIFFIO TX_B6n	DIFFOUT B6n	AC19	DQ1B			
3A	VREFB3AN0	IO		CLKUSR	DIFFIO RX_B5p	DIFFOUT B5p	AD16	DQ1B			
3A	VREFB3AN0	IO		DATA15	DIFFIO TX_B6p	DIFFOUT B6p	AC18	DQ1B			
3A	VREFB3AN0	IO		PR_DONE	DIFFIO RX_B7n	DIFFOUT B7n	AE16				
3A	VREFB3AN0	IO		PR_READY	DIFFIO TX_B8n	DIFFOUT B8n	AB17	DQ1B			
3A	VREFB3AN0	IO		PR_ERROR	DIFFIO RX_B7p	DIFFOUT B7p	AE15				
3A	VREFB3AN0	IO			DIFFIO TX_B8p	DIFFOUT B8p	AA17	DQ1B			
3B	VREFB3BN0	IO			DIFFIO RX_B10n	DIFFOUT B10n	AA16				
3B	VREFB3BN0	IO			DIFFIO RX_B11p	DIFFOUT B11p	AC16				
3B	VREFB3BN0	IO			DIFFIO RX_B14n	DIFFOUT B14n	AB15				
3B	VREFB3BN0	IO	CLK0n,FPLL_BL_FBn		DIFFIO RX_B15n	DIFFOUT B15n	AD15				
3B	VREFB3BN0	IO	CLK0p,FPLL_BL_FBp		DIFFIO RX_B15p	DIFFOUT B15p	AD14				
3B	VREFB3BN0	IO			DIFFIO TX_B17n	DIFFOUT B17n	AB14				
3B	VREFB3BN0	IO			DIFFIO RX_B18n	DIFFOUT B18n	AE13	DQ2B			
3B	VREFB3BN0	IO			DIFFIO TX_B17p	DIFFOUT B17p	AA14	DQ2B			
3B	VREFB3BN0	IO			DIFFIO RX_B18p	DIFFOUT B18p	AE12	DQ2B			
3B	VREFB3BN0	IO			DIFFIO RX_B19n	DIFFOUT B19n	AE11	DQS2B			
3B	VREFB3BN0	IO			DIFFIO TX_B20n	DIFFOUT B20n	AD13	DQ2B			
3B	VREFB3BN0	IO			DIFFIO RX_B19p	DIFFOUT B19p	AE10	DQS2B			
3B	VREFB3BN0	IO			DIFFIO TX_B20p	DIFFOUT B20p	AC14				
3B	VREFB3BN0	IO	FPLL_BL_CLKOUT1,FPLL_BL_CLKOUTn		DIFFIO TX_B21n	DIFFOUT B21n	AB12	DQ2B			
3B	VREFB3BN0	IO			DIFFIO RX_B22n	DIFFOUT B22n	AD11	DQ2B			
3B	VREFB3BN0	IO	FPLL_BL_CLKOUT0,FPLL_BL_CLKOUTp,FPLL_BL_FB		DIFFIO TX_B21p	DIFFOUT B21p	AA12	DQ2B			
3B	VREFB3BN0	IO			DIFFIO RX_B22p	DIFFOUT B22p	AC12	DQ2B			
3B	VREFB3BN0	IO	CLK1n		DIFFIO RX_B23n	DIFFOUT B23n	AD10				
3B	VREFB3BN0	IO			DIFFIO TX_B24n	DIFFOUT B24n	AB11	DQ2B			
3B	VREFB3BN0	IO	CLK1p		DIFFIO RX_B23p	DIFFOUT B23p	AD9				
3B	VREFB3BN0	IO			DIFFIO TX_B24p	DIFFOUT B24p	AA11	DQ2B			
4A	VREFB4AN0	IO	RZQ_0		DIFFIO TX_B25n	DIFFOUT B25n	AB10				
4A	VREFB4AN0	IO			DIFFIO RX_B26n	DIFFOUT B26n	AE8	DQ3B			
4A	VREFB4AN0	IO			DIFFIO TX_B25p	DIFFOUT B25p	AA9	DQ3B			
4A	VREFB4AN0	IO			DIFFIO RX_B26p	DIFFOUT B26p	AD8	DQ3B			
4A	VREFB4AN0	IO			DIFFIO RX_B27n	DIFFOUT B27n	AC9	DQS3B			
4A	VREFB4AN0	IO			DIFFIO TX_B28n	DIFFOUT B28n	AB9	DQ3B			
4A	VREFB4AN0	IO			DIFFIO RX_B27p	DIFFOUT B27p	AC8	DQS3B			
4A	VREFB4AN0	IO			DIFFIO TX_B28p	DIFFOUT B28p	AA8				
4A	VREFB4AN0	IO			DIFFIO TX_B29n	DIFFOUT B29n	AC7	DQ3B			
4A	VREFB4AN0	IO			DIFFIO RX_B30n	DIFFOUT B30n	AE6	DQ3B			
4A	VREFB4AN0	IO			DIFFIO TX_B29p	DIFFOUT B29p	AC6	DQ3B			
4A	VREFB4AN0	IO			DIFFIO RX_B30p	DIFFOUT B30p	AD6	DQ3B			
4A	VREFB4AN0	IO	CLK2n		DIFFIO RX_B31n	DIFFOUT B31n	AE5				
4A	VREFB4AN0	IO			DIFFIO TX_B32n	DIFFOUT B32n	AC4	DQ3B			
4A	VREFB4AN0	IO	CLK2p		DIFFIO RX_B31p	DIFFOUT B31p	AD5				
4A	VREFB4AN0	IO			DIFFIO TX_B32p	DIFFOUT B32p	AB5	DQ3B			
4A	VREFB4AN0	IO			DIFFIO TX_B33n	DIFFOUT B33n	AC3				
4A	VREFB4AN0	IO			DIFFIO RX_B34n	DIFFOUT B34n	AE3	DQ4B			
4A	VREFB4AN0	IO			DIFFIO TX_B33p	DIFFOUT B33p	AB4	DQ4B			
4A	VREFB4AN0	IO			DIFFIO RX_B34p	DIFFOUT B34p	AE2	DQ4B			
4A	VREFB4AN0	IO			DIFFIO RX_B35n	DIFFOUT B35n	AD4	DQS4B			
4A	VREFB4AN0	IO			DIFFIO TX_B36n	DIFFOUT B36n	AA4	DQ4B			
4A	VREFB4AN0	IO			DIFFIO RX_B35p	DIFFOUT B35p	AD3	DQS4B			
4A	VREFB4AN0	IO			DIFFIO TX_B36p	DIFFOUT B36p	AA3				
4A	VREFB4AN0	IO			DIFFIO TX_B37n	DIFFOUT B37n	W3	DQ4B			
4A	VREFB4AN0	IO			DIFFIO RX_B38n	DIFFOUT B38n	AE1	DQ4B			
4A	VREFB4AN0	IO			DIFFIO TX_B37p	DIFFOUT B37p	V4	DQ4B			
4A	VREFB4AN0	IO			DIFFIO RX_B38p	DIFFOUT B38p	AD1	DQ4B			
4A	VREFB4AN0	IO	CLK3n		DIFFIO RX_B39n	DIFFOUT B39n	AC2				
4A	VREFB4AN0	IO			DIFFIO TX_B40n	DIFFOUT B40n	Y3	DQ4B			
4A	VREFB4AN0	IO	CLK3p		DIFFIO RX_B39p	DIFFOUT B39p	AC1				
4A	VREFB4AN0	IO			DIFFIO TX_B40p	DIFFOUT B40p	W4	DQ4B			



Pin Information for the Cyclone® V 5CEFA5 Device  
Version 1.1  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	M383	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2	Board Connection Requirement for Pin Migration Only
4A	VREFB4An0	IO			DIFFIO RX_B43n	DIFFOUT B43n	AB2				
4A	VREFB4An0	IO			DIFFIO RX_B43p	DIFFOUT B43p	AB1				
4A	VREFB4An0	IO			DIFFIO RX_B46n	DIFFOUT B46n	AA2				
4A	VREFB4An0	IO			DIFFIO RX_B46p	DIFFOUT B46p	Y2				
4A	VREFB4An0	IO			DIFFIO RX_B47n	DIFFOUT B47n	Y1				
4A	VREFB4An0	IO			DIFFIO RX_B47p	DIFFOUT B47p	W1				
5A	VREFB5An0	IO	RZQ_1		DIFFIO TX_R1p	DIFFOUT R1p	U2	DQ1R			
5A	VREFB5An0	IO		INIT_DONE	DIFFIO RX_R2p	DIFFOUT R2p	V2				
5A	VREFB5An0	IO		PR_REQUEST	DIFFIO TX_R1n	DIFFOUT R1n	U1	DQ1R			
5A	VREFB5An0	IO		CRC_ERROR	DIFFIO RX_R2n	DIFFOUT R2n	V1				
5A	VREFB5An0	IO		nCEO	DIFFIO TX_R3p	DIFFOUT R3p	T4	DQ1R			
5A	VREFB5An0	IO			DIFFIO RX_R4p	DIFFOUT R4p	R2	DQ1R			
5A	VREFB5An0	IO		CvP_CONFDONE	DIFFIO TX_R3n	DIFFOUT R3n	R3	DQ1R			
5A	VREFB5An0	IO			DIFFIO RX_R4n	DIFFOUT R4n	T2	DQ1R			
5A	VREFB5An0	IO		DEV_OE	DIFFIO TX_R5p	DIFFOUT R5p	P3				
5A	VREFB5An0	IO			DIFFIO RX_R6p	DIFFOUT R6p	P1	DQS1R			
5A	VREFB5An0	IO		DEV_CLRn	DIFFIO TX_R5n	DIFFOUT R5n	N2	DQ1R			
5A	VREFB5An0	IO			DIFFIO RX_R6n	DIFFOUT R6n	R1	DQS1R			
5A	VREFB5An0	IO			DIFFIO TX_R7p	DIFFOUT R7p	N4	DQ1R			
5A	VREFB5An0	IO			DIFFIO RX_R8p	DIFFOUT R8p	M1	DQ1R			
5A	VREFB5An0	IO			DIFFIO TX_R7n	DIFFOUT R7n	N3				
5A	VREFB5An0	IO			DIFFIO RX_R8n	DIFFOUT R8n	N1	DQ1R			
5B	VREFB5Bn0	IO	CLK6p		DIFFIO RX_R17p	DIFFOUT R17p	L2				
5B	VREFB5Bn0	IO	CLK6n		DIFFIO RX_R17n	DIFFOUT R17n	M2				
5B	VREFB5Bn0	IO			DIFFIO RX_R19p	DIFFOUT R19p	K2				
5B	VREFB5Bn0	IO	FPLL_BR_CLKOUT0,FPLL_BR_CLKOUTp,FPLL_BR_FB		DIFFIO TX_R20p	DIFFOUT R20p	M4				
5B	VREFB5Bn0	IO			DIFFIO RX_R19n	DIFFOUT R19n	K1				
5B	VREFB5Bn0	IO	FPLL_BR_CLKOUT1,FPLL_BR_CLKOUTn		DIFFIO TX_R20n	DIFFOUT R20n	L3				
5B	VREFB5Bn0	IO			DIFFIO RX_R21p	DIFFOUT R21p	H1				
5B	VREFB5Bn0	IO			DIFFIO TX_R22p	DIFFOUT R22p	J4				
5B	VREFB5Bn0	IO			DIFFIO RX_R21n	DIFFOUT R21n	J1				
5B	VREFB5Bn0	IO			DIFFIO TX_R22n	DIFFOUT R22n	J3				
5B	VREFB5Bn0	IO			DIFFIO RX_R23p	DIFFOUT R23p	H2				
5B	VREFB5Bn0	IO			DIFFIO TX_R24p	DIFFOUT R24p	H4				
5B	VREFB5Bn0	IO			DIFFIO RX_R23n	DIFFOUT R23n	G1				
5B	VREFB5Bn0	IO			DIFFIO TX_R24n	DIFFOUT R24n	H3				
		IO	GND				F3				
7A	VREFB7An0	IO			DIFFIO RX_T17p	DIFFOUT T17p	E1		GND	GND	
7A	VREFB7An0	IO			DIFFIO RX_T17n	DIFFOUT T17n	D1		GND	GND	
7A	VREFB7An0	IO			DIFFIO RX_T19p	DIFFOUT T19p	F2				
7A	VREFB7An0	IO			DIFFIO RX_T19n	DIFFOUT T19n	E2				
7A	VREFB7An0	IO			DIFFIO TX_T22p	DIFFOUT T22p	F4		T RESET#	T RESET#	
7A	VREFB7An0	IO			DIFFIO RX_T23p	DIFFOUT T23p	E3				
7A	VREFB7An0	IO			DIFFIO TX_T23n	DIFFOUT T23n	D3				
7A	VREFB7An0	IO	CLK11p		DIFFIO RX_T25p	DIFFOUT T25p	C1				
7A	VREFB7An0	IO			DIFFIO TX_T26p	DIFFOUT T26p	C7	DQ1T	T DM_1	T DM_1	
7A	VREFB7An0	IO	CLK11n		DIFFIO RX_T25n	DIFFOUT T25n	B1				
7A	VREFB7An0	IO			DIFFIO TX_T26n	DIFFOUT T26n	C6	DQ1T	T DO_15	T DO_15	
7A	VREFB7An0	IO			DIFFIO RX_T27p	DIFFOUT T27p	C3	DQ1T	T DO_13	T DO_13	
7A	VREFB7An0	IO			DIFFIO TX_T28p	DIFFOUT T28p	D4	DQ1T	T DO_14	T DO_14	
7A	VREFB7An0	IO			DIFFIO RX_T27n	DIFFOUT T27n	C2	DQ1T	T DO_12	T DO_12	
7A	VREFB7An0	IO			DIFFIO TX_T28n	DIFFOUT T28n	C4	DQ1T	T CKE_0	T CKE_0	
7A	VREFB7An0	IO			DIFFIO RX_T29p	DIFFOUT T29p	B2	DQS1T	T DQS_1	T DQS_1	
7A	VREFB7An0	IO			DIFFIO TX_T30p	DIFFOUT T30p	D8		T CKE_1	T CKE_1	
7A	VREFB7An0	IO			DIFFIO RX_T29n	DIFFOUT T29n	A2	DQS1T	T DQS#_1	T DQS#_1	
7A	VREFB7An0	IO			DIFFIO TX_T30n	DIFFOUT T30n	C8	DQ1T	T DO_11	T DO_11	
7A	VREFB7An0	IO			DIFFIO RX_T31p	DIFFOUT T31p	A4	DQ1T	T DO_9	T DO_9	
7A	VREFB7An0	IO			DIFFIO TX_T32p	DIFFOUT T32p	B5	DQ1T	T DO_10	T DO_10	
7A	VREFB7An0	IO			DIFFIO RX_T31n	DIFFOUT T31n	A3	DQ1T	T DO_8	T DO_8	
7A	VREFB7An0	IO			DIFFIO TX_T32n	DIFFOUT T32n	B4		GND	GND	
7A	VREFB7An0	IO	CLK10p		DIFFIO RX_T33p	DIFFOUT T33p	B6				
7A	VREFB7An0	IO			DIFFIO TX_T34p	DIFFOUT T34p	E8	DQ2T	T DM_0	T DM_0	
7A	VREFB7An0	IO	CLK10n		DIFFIO RX_T33n	DIFFOUT T33n	A5				
7A	VREFB7An0	IO			DIFFIO TX_T34n	DIFFOUT T34n	D9	DQ2T	T DO_7	T DO_7	
7A	VREFB7An0	IO			DIFFIO RX_T35p	DIFFOUT T35p	B7	DQ2T	T DO_5	T DO_5	
7A	VREFB7An0	IO			DIFFIO TX_T36p	DIFFOUT T36p	E10	DQ2T	T DO_6	T DO_6	
7A	VREFB7An0	IO			DIFFIO RX_T35n	DIFFOUT T35n	A7	DQ2T	T DO_4	T DO_4	
7A	VREFB7An0	IO			DIFFIO TX_T36n	DIFFOUT T36n	D10	DQ2T	T ODT_1	T ODT_1	
7A	VREFB7An0	IO			DIFFIO RX_T37p	DIFFOUT T37p	A9	DQS2T	T DQS_0	T DQS_0	
7A	VREFB7An0	IO			DIFFIO TX_T38p	DIFFOUT T38p	E11		T ODT_0	T ODT_0	
7A	VREFB7An0	IO			DIFFIO RX_T37n	DIFFOUT T37n	A8	DQS2T	T DQS#_0	T DQS#_0	
7A	VREFB7An0	IO			DIFFIO TX_T38n	DIFFOUT T38n	D11	DQ2T	T DO_3	T DO_3	
7A	VREFB7An0	IO			DIFFIO RX_T39p	DIFFOUT T39p	B9	DQ2T	T DO_1	T DO_1	
7A	VREFB7An0	IO			DIFFIO TX_T40p	DIFFOUT T40p	C11	DQ2T	T DO_2	T DO_2	
7A	VREFB7An0	IO	RZQ_2		DIFFIO RX_T39n	DIFFOUT T39n	A10	DQ2T	T DO_0	T DO_0	
7A	VREFB7An0	IO			DIFFIO TX_T40n	DIFFOUT T40n	B10				
8A	VREFB8An0	IO	CLK9p		DIFFIO RX_T41p	DIFFOUT T41p	B12				
8A	VREFB8An0	IO			DIFFIO TX_T42p	DIFFOUT T42p	E13	DQ3T	T A_0	T CA_0	
8A	VREFB8An0	IO	CLK9n		DIFFIO RX_T41n	DIFFOUT T41n	A12				



Pin Information for the Cyclone® V 5CEFA5 Device  
Version 1.1  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	M383	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2	Board Connection Requirement for Pin Migration Only
BA	VREFB8A0	IO			DIFFIO TX T42n	DIFFOUT T42n	D14	DQ3T	T A 1	T CA 1	
BA	VREFB8A0	IO			DIFFIO RX T43p	DIFFOUT T43p	A14	DQ3T	T A 4	T CA 4	
BA	VREFB8A0	IO	FPLL TL_CLKOUT0,FPLL TL_CLKOUTp,FPLL TL_FB		DIFFIO TX T44p	DIFFOUT T44p	E15	DQ3T	T A 2	T CA 2	
BA	VREFB8A0	IO			DIFFIO RX T43n	DIFFOUT T43n	A13	DQ3T	T A 5	T CA 5	
BA	VREFB8A0	IO	FPLL TL_CLKOUT1,FPLL TL_CLKOUTn		DIFFIO TX T44n	DIFFOUT T44n	D15	DQ3T	T A 3	T CA 3	
BA	VREFB8A0	IO			DIFFIO RX T45p	DIFFOUT T45p	C13	DQS3T	T CK	T CK	
BA	VREFB8A0	IO			DIFFIO TX T46p	DIFFOUT T46p	E17		T A 6	T CA 6	
BA	VREFB8A0	IO			DIFFIO RX T45n	DIFFOUT T45n	C12	DQS3nT	T CK#	T CK#	
BA	VREFB8A0	IO			DIFFIO TX T46n	DIFFOUT T46n	E16	DQ3T	T A 7	T CA 7	
BA	VREFB8A0	IO			DIFFIO RX T47p	DIFFOUT T47p	C14	DQ3T	T BA 1		
BA	VREFB8A0	IO			DIFFIO TX T48p	DIFFOUT T48p	C16	DQ3T	T BA 0		
BA	VREFB8A0	IO			DIFFIO RX T47n	DIFFOUT T47n	B14	DQ3T	T BA 2		
BA	VREFB8A0	IO			DIFFIO TX T48n	DIFFOUT T48n	B15		GND	GND	
BA	VREFB8A0	IO	CLK8p,FPLL TL_FBp		DIFFIO RX T49p	DIFFOUT T49p	B16				
BA	VREFB8A0	IO			DIFFIO TX T50p	DIFFOUT T50p	E18	DQ4T	T CAS#		
BA	VREFB8A0	IO	CLK8n,FPLL TL_FBn		DIFFIO RX T49n	DIFFOUT T49n	A15				
BA	VREFB8A0	IO			DIFFIO TX T50n	DIFFOUT T50n	D19	DQ4T	T RAS#		
BA	VREFB8A0	IO			DIFFIO RX T51p	DIFFOUT T51p	B17	DQ4T	T A 8	T CA 8	
BA	VREFB8A0	IO			DIFFIO TX T52p	DIFFOUT T52p	C19	DQ4T	T A 10		
BA	VREFB8A0	IO			DIFFIO RX T51n	DIFFOUT T51n	A17	DQ4T	T A 9	T CA 9	
BA	VREFB8A0	IO			DIFFIO TX T52n	DIFFOUT T52n	C18	DQ4T	T A 11		
BA	VREFB8A0	IO			DIFFIO RX T53p	DIFFOUT T53p	A19	DQS4T	T CS# 0	T CS# 0	
BA	VREFB8A0	IO			DIFFIO TX T54p	DIFFOUT T54p	C21		T A 12		
BA	VREFB8A0	IO			DIFFIO RX T53n	DIFFOUT T53n	A18	DQS4nT	T CS# 1	T CS# 1	
BA	VREFB8A0	IO			DIFFIO TX T54n	DIFFOUT T54n	B20	DQ4T	T A 13		
BA	VREFB8A0	IO			DIFFIO RX T55p	DIFFOUT T55p	B19	DQ4T	T A 14		
BA	VREFB8A0	IO			DIFFIO TX T56p	DIFFOUT T56p	D21	DQ4T	T WE#		
BA	VREFB8A0	IO			DIFFIO RX T55n	DIFFOUT T55n	A20	DQ4T	T A 15		
BA		MSEL0		MSEL0			A23				
BA		CONF_DONE		CONF_DONE			A22				
BA		MSEL1		MSEL1			A24				
BA		INSTATUS		INSTATUS			B22				
BA		ICE		ICE			A25				
BA		MSEL2		MSEL2			B25				
BA		MSEL3		MSEL3			B24				
BA		ICONFIG		ICONFIG			C23				
BA		MSEL4		MSEL4			C24				
BA		GND					C22				
BA		GND					A1				
BA		GND					A11				
BA		GND					AA1				
BA		GND					AA10				
BA		GND					AA15				
BA		GND					AA23				
BA		GND					AB13				
BA		GND					AB24				
BA		GND					AC10				GND
BA		GND					P25				
BA		GND					AC25				
BA		GND					AC5				
BA		GND					AD17				
BA		GND					AD22				
BA		GND					AE14				
BA		GND					AE19				
BA		GND					AE4				
BA		GND					B13				
BA		GND					B18				
BA		GND					B23				
BA		GND					B8				
BA		GND					C25				
BA		GND					C5				
BA		GND					D12				
BA		GND					D17				
BA		GND					D2				
BA		GND					D22				
BA		GND					D7				
BA		GND					E14				
BA		GND					E23				
BA		GND					E25				
BA		GND					E4				
BA		GND					F24				
BA		GND					G3				
BA		GND					H25				
BA		GND					R23				DNU
BA		GND					K4				
BA		GND					L1				
BA		GND					L12				
BA		GND					L14				
BA		GND					M11				



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	M383	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2	Board Connection Requirement for Pin Migration Only
		GND					M13				
		GND					M15				
		GND					M23				
		GND					P11				
		GND					P13				
		GND					P15				
		GND					R12				
		GND					R14				
		GND					R24				
		GND					T22				GND
		GND					T24				GND
		GND					U23				DNU
		GND					U25				GND
		GND					V23				GND
		GND					V24				GND
		GND					Y23				GND
		GND					Y25				GND
		GND					AB22				GND
		GND					F23				GND
		GND					AA24				GND
		GND					G22				GND
		GND					G24				GND
		GND					H23				GND
		GND					J23				GND
		GND					J24				GND
		GND					K22				DNU
		GND					K24				DNU
		GND					L23				GND
		GND					L25				GND
		GND					M24				GND
		GND					N22				GND
		GND					N24				GND
		GND					P23				GND
		GND					T1				
		GND					U3				
		GND					W22				
		GND					W24				
		GND					Y4				
		GND					E22				GND
		GND					F22				GND
		GND					H22				GND
		GND					J22				GND
		GND					L22				GND
		GND					M22				GND
		GND					P22				DNU
		GND					R22				GND
		GND					U22				GND
		GND					V22				GND
		GND					Y22				GND
		GND					AA22				GND
		GND					G23				DNU
		GND					H24				GND
		GND					AC24				GND
		GND					AC23				GND
		VCC					L11				
		VCC					L13				
		VCC					L15				
		VCC					M12				
		VCC					M14				
		VCC					N11				
		VCC					N12				
		VCC					N13				
		VCC					N14				
		VCC					N15				
		VCC					P12				
		VCC					P14				
		VCC					R11				
		VCC					R13				
		VCC					R15				
		VCC					K23				VCC
		VCC					T23				VCC
		VCC					N23				VCC
		VCC					P24				VCC
		VCC					W23				VCC
		VCC					Y24				VCC
		DNU					D24				
		DNU					E24				
		DNU					G2				
		DNU					B11				



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	M383	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2	Board Connection Requirement for Pin Migration Only
		VCCPGM					AC21				
		VCCPGM					T3				
		VCCPGM					D20				
		VCCBAT					B21				
		VCCIO3A					AB18				
		VCCIO3A					AC20				
		VCCIO3B					AC15				
		VCCIO3B					AD12				
		VCCIO3B					AE9				
		VCCIO4A					AB3				
		VCCIO4A					AB8				
		VCCIO4A					AD2				
		VCCIO4A					AD7				
		VCCIO4A					W2				
		VCCIO5A					P2				
		VCCIO5A					R4				
		VCCIO5B					J2				
		VCCIO5B					M3				
		VCCIO7A					A6				
		VCCIO7A					B3				
		VCCIO7A					C10				
		VCCIO7A					E9				
		VCCIO7A					F1				
		VCCIO8A					A16				
		VCCIO8A					A21				
		VCCIO8A					C15				
		VCCIO8A					C20				
		VCCIO8A					AB16				
		VCCPD3A					AB7				
		VCCPD3B4A					AC13				
		VCCPD3B4A					F4				
		VCCPD5A					L4				
		VCCPD5B					D13				
		VCCPD7A8A					D16				
		VCCPD7A8A					D6				
3A	VREFB3AN0	VREFB3AN0					AD20				
3B	VREFB3BN0	VREFB3BN0					AC11				
4A	VREFB4AN0	VREFB4AN0					AE7				
5A	VREFB5AN0	VREFB5AN0					V3				
5B	VREFB5BN0	VREFB5BN0					K3				
7A	VREFB7AN0	VREFB7AN0					C9				
8A	VREFB8AN0	VREFB8AN0					C17				
		NC					F25				DNU
		NC					G25				DNU
		NC					J25				DNU
		NC					K25				DNU
		NC					M25				DNU
		NC					N25				DNU
		NC					R25				DNU
		NC					T25				DNU
		NC					V25				DNU
		NC					W25				DNU
		NC					AA25				DNU
		NC					AB25				DNU
		RREF TL					D25				
		VCCA_FPLL					AB23				
		VCCA_FPLL					D23				
		VCCA_FPLL					U4				
		VCCA_FPLL					G4				
		VCCA_FPLL					L24				
		VCCA_FPLL					U24				
		VCC_AUX					AA13				
		VCC_AUX					AA18				
		VCC_AUX					AB6				
		VCC_AUX					D18				
		VCC_AUX					D5				
		VCC_AUX					E12				

Notes:

(1) For more information about pin definition and pin connection guidelines, refer to the

[Cyclone V Device Family Pin Connection Guidelines](#).

(2) RESET pin is only applicable for DDR3 device.



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
3A		TDO		TDO			M5				
3A		nCS0		DATA4			R4				
3A		TMS		TMS			P5				
3A		AS_DATA3		DATA3			T4				
3A		TCK		TCK			V5				
3A		AS_DATA2		DATA2			AA5				
3A		TDI		TDI			W5				
3A		AS_DATA1		DATA1			AB3				
3A		DCLK		DCLK			V3				
3A		AS_DATA0,ASDO		DATA0			AB4				
3A	VREFB3ANO	IO		DATA6	DIFFIO_RX_B1n	DIFFOUT_B1n	R6	DQ1B			
3A	VREFB3ANO	IO		DATA5	DIFFIO_TX_B2n	DIFFOUT_B2n	U7				
3A	VREFB3ANO	IO		DATA8	DIFFIO_RX_B1p	DIFFOUT_B1p	R5	DQ1B			
3A	VREFB3ANO	IO		DATA7	DIFFIO_TX_B2p	DIFFOUT_B2p	U8	DQ1B			
3A	VREFB3ANO	IO		DATA10	DIFFIO_RX_B3n	DIFFOUT_B3n	P6	DQSn1B			
3A	VREFB3ANO	IO		DATA9	DIFFIO_TX_B4n	DIFFOUT_B4n	W8	DQ1B			
3A	VREFB3ANO	IO		DATA12	DIFFIO_RX_B3p	DIFFOUT_B3p	N6	DQS1B			
3A	VREFB3ANO	IO		DATA11	DIFFIO_TX_B4p	DIFFOUT_B4p	W9				
3A	VREFB3ANO	IO		DATA14	DIFFIO_RX_B5n	DIFFOUT_B5n	T7	DQ1B			
3A	VREFB3ANO	IO		DATA13	DIFFIO_TX_B6n	DIFFOUT_B6n	U6	DQ1B			
3A	VREFB3ANO	IO		CLKUSR	DIFFIO_RX_B5p	DIFFOUT_B5p	T8	DQ1B			
3A	VREFB3ANO	IO		DATA15	DIFFIO_TX_B6p	DIFFOUT_B6p	V6	DQ1B			
3A	VREFB3ANO	IO		PR_DONE	DIFFIO_RX_B7n	DIFFOUT_B7n	M6				
3A	VREFB3ANO	IO		PR_READY	DIFFIO_TX_B8n	DIFFOUT_B8n	R7	DQ1B			
3A	VREFB3ANO	IO		PR_ERROR	DIFFIO_RX_B7p	DIFFOUT_B7p	M7				
3A	VREFB3ANO	IO			DIFFIO_TX_B8p	DIFFOUT_B8p	P7	DQ1B			
3B	VREFB3BNO	IO			DIFFIO_TX_B9n	DIFFOUT_B9n	AB6			GND	GND
3B	VREFB3BNO	IO			DIFFIO_RX_B10n	DIFFOUT_B10n	V9	DQ2B		B_A_15	
3B	VREFB3BNO	IO			DIFFIO_TX_B9p	DIFFOUT_B9p	AB5	DQ2B		B_WE#	
3B	VREFB3BNO	IO			DIFFIO_RX_B10p	DIFFOUT_B10p	V10	DQ2B		B_A_14	
3B	VREFB3BNO	IO			DIFFIO_RX_B11n	DIFFOUT_B11n	P8	DQSn2B		B_CS#_1	B_CS#_1
3B	VREFB3BNO	IO			DIFFIO_TX_B12n	DIFFOUT_B12n	AA7	DQ2B		B_A_13	
3B	VREFB3BNO	IO			DIFFIO_RX_B11p	DIFFOUT_B11p	N8	DQS2B		B_CS#_0	B_CS#_0
3B	VREFB3BNO	IO			DIFFIO_TX_B12p	DIFFOUT_B12p	AB7			B_A_12	
3B	VREFB3BNO	IO			DIFFIO_TX_B13n	DIFFOUT_B13n	AA8	DQ2B		B_A_11	
3B	VREFB3BNO	IO			DIFFIO_RX_B14n	DIFFOUT_B14n	T9	DQ2B		B_A_9	B_CA_9
3B	VREFB3BNO	IO			DIFFIO_TX_B13p	DIFFOUT_B13p	AB8	DQ2B		B_A_10	
3B	VREFB3BNO	IO	CLK0n,FPLL_BL_FBn		DIFFIO_RX_B14p	DIFFOUT_B14p	U10	DQ2B		B_A_8	B_CA_8
3B	VREFB3BNO	IO			DIFFIO_RX_B15n	DIFFOUT_B15n	M8				
3B	VREFB3BNO	IO			DIFFIO_TX_B16n	DIFFOUT_B16n	AA10	DQ2B		B_RAS#	
3B	VREFB3BNO	IO	CLK0p,FPLL_BL_FBp		DIFFIO_RX_B15p	DIFFOUT_B15p	M9				
3B	VREFB3BNO	IO			DIFFIO_TX_B16p	DIFFOUT_B16p	AA9	DQ2B		B_CAS#	
3B	VREFB3BNO	IO			DIFFIO_TX_B17n	DIFFOUT_B17n	Y10			GND	GND
3B	VREFB3BNO	IO			DIFFIO_RX_B18n	DIFFOUT_B18n	T10	DQ3B		B_BA_2	
3B	VREFB3BNO	IO			DIFFIO_TX_B17p	DIFFOUT_B17p	Y9	DQ3B		B_BA_0	
3B	VREFB3BNO	IO			DIFFIO_RX_B18p	DIFFOUT_B18p	R9	DQ3B		B_BA_1	
3B	VREFB3BNO	IO			DIFFIO_RX_B19n	DIFFOUT_B19n	U11	DQSn3B		B_CK#	B_CK#
3B	VREFB3BNO	IO			DIFFIO_TX_B20n	DIFFOUT_B20n	R12	DQ3B		B_A_7	B_CA_7
3B	VREFB3BNO	IO			DIFFIO_RX_B19p	DIFFOUT_B19p	U12	DQS3B		B_CK	B_CK
3B	VREFB3BNO	IO			DIFFIO_TX_B20p	DIFFOUT_B20p	P12			B_A_6	B_CA_6
3B	VREFB3BNO	IO	FPLL_BL_CLKOUT1,FPLL_BL_CLKOUTn		DIFFIO_TX_B21n	DIFFOUT_B21n	AB10	DQ3B		B_A_3	B_CA_3
3B	VREFB3BNO	IO			DIFFIO_RX_B22n	DIFFOUT_B22n	R10	DQ3B		B_A_5	B_CA_5
3B	VREFB3BNO	IO	FPLL_BL_CLKOUT0,FPLL_BL_CLKOUTp,FPLL_BL_FB		DIFFIO_TX_B21p	DIFFOUT_B21p	AB11	DQ3B		B_A_2	B_CA_2
3B	VREFB3BNO	IO			DIFFIO_RX_B22p	DIFFOUT_B22p	R11	DQ3B		B_A_4	B_CA_4
3B	VREFB3BNO	IO	CLK1n		DIFFIO_RX_B23n	DIFFOUT_B23n	P9				
3B	VREFB3BNO	IO			DIFFIO_TX_B24n	DIFFOUT_B24n	Y11	DQ3B		B_A_1	B_CA_1
3B	VREFB3BNO	IO	CLK1p		DIFFIO_RX_B23p	DIFFOUT_B23p	N9				
3B	VREFB3BNO	IO			DIFFIO_TX_B24p	DIFFOUT_B24p	AA12	DQ3B		B_A_0	B_CA_0
4A	VREFB4ANO	IO	RZQ_0		DIFFIO_TX_B25n	DIFFOUT_B25n	AB13				
4A	VREFB4ANO	IO			DIFFIO_RX_B26n	DIFFOUT_B26n	V13	DQ4B		B_DQ_0	B_DQ_0
4A	VREFB4ANO	IO			DIFFIO_TX_B25p	DIFFOUT_B25p	AB12	DQ4B		B_DQ_2	B_DQ_2
4A	VREFB4ANO	IO			DIFFIO_RX_B26p	DIFFOUT_B26p	U13	DQ4B		B_DQ_1	B_DQ_1
4A	VREFB4ANO	IO			DIFFIO_RX_B27n	DIFFOUT_B27n	T12	DQSn4B		B_DQS#_0	B_DQS#_0
4A	VREFB4ANO	IO			DIFFIO_TX_B28n	DIFFOUT_B28n	AA14	DQ4B		B_DQ_3	B_DQ_3
4A	VREFB4ANO	IO			DIFFIO_RX_B27p	DIFFOUT_B27p	T13	DQS4B		B_DQS_0	B_DQS_0
4A	VREFB4ANO	IO			DIFFIO_TX_B28p	DIFFOUT_B28p	AA13			B_ODT_0	B_ODT_0
4A	VREFB4ANO	IO			DIFFIO_TX_B29n	DIFFOUT_B29n	AB15	DQ4B		B_ODT_1	B_ODT_1
4A	VREFB4ANO	IO			DIFFIO_RX_B30n	DIFFOUT_B30n	Y14	DQ4B		B_DQ_4	B_DQ_4
4A	VREFB4ANO	IO			DIFFIO_TX_B29p	DIFFOUT_B29p	AA15	DQ4B		B_DQ_6	B_DQ_6
4A	VREFB4ANO	IO			DIFFIO_RX_B30p	DIFFOUT_B30p	Y15	DQ4B		B_DQ_5	B_DQ_5
4A	VREFB4ANO	IO	CLK2n		DIFFIO_RX_B31n	DIFFOUT_B31n	V14				
4A	VREFB4ANO	IO			DIFFIO_TX_B32n	DIFFOUT_B32n	AB17	DQ4B		B_DQ_7	B_DQ_7



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
4A	VREFB4AN0	IO	CLK2p		DIFFIO RX B31p	DIFFOUT B31p	V15				
4A	VREFB4AN0	IO			DIFFIO TX B32p	DIFFOUT B32p	AB18	DQ4B		B_DM_0	B_DM_0
4A	VREFB4AN0	IO			DIFFIO TX B33n	DIFFOUT B33n	AB20			GND	GND
4A	VREFB4AN0	IO			DIFFIO RX B34n	DIFFOUT B34n	Y16	DQ5B	DQ1B	B_DQ_8	B_DQ_8
4A	VREFB4AN0	IO			DIFFIO TX B33p	DIFFOUT B33p	AB21	DQ5B	DQ1B	B_DQ_10	B_DQ_10
4A	VREFB4AN0	IO			DIFFIO RX B34p	DIFFOUT B34p	Y17	DQ5B	DQ1B	B_DQ_9	B_DQ_9
4A	VREFB4AN0	IO			DIFFIO RX B35n	DIFFOUT B35n	T14	DQSn5B	DQ1B	B_DQS#_1	B_DQS#_1
4A	VREFB4AN0	IO			DIFFIO TX B36n	DIFFOUT B36n	AA17	DQ5B	DQ1B	B_DQ_11	B_DQ_11
4A	VREFB4AN0	IO			DIFFIO RX B35p	DIFFOUT B35p	U15	DQ55B	DQ1B	B_DQS_1	B_DQS_1
4A	VREFB4AN0	IO			DIFFIO TX B36p	DIFFOUT B36p	AA18			B_CKE_1	B_CKE_1
4A	VREFB4AN0	IO			DIFFIO TX B37n	DIFFOUT B37n	AA19	DQ5B	DQ1B	B_CKE_0	B_CKE_0
4A	VREFB4AN0	IO			DIFFIO RX B38n	DIFFOUT B38n	V20	DQ5B	DQ1B	B_DQ_12	B_DQ_12
4A	VREFB4AN0	IO			DIFFIO TX B37p	DIFFOUT B37p	AA20	DQ5B	DQ1B	B_DQ_14	B_DQ_14
4A	VREFB4AN0	IO			DIFFIO RX B38p	DIFFOUT B38p	W19	DQ5B	DQ1B	B_DQ_13	B_DQ_13
4A	VREFB4AN0	IO	CLK3n		DIFFIO RX B39n	DIFFOUT B39n	V16				
4A	VREFB4AN0	IO			DIFFIO TX B40n	DIFFOUT B40n	AB22	DQ5B	DQ1B	B_DQ_15	B_DQ_15
4A	VREFB4AN0	IO	CLK3p		DIFFIO RX B39p	DIFFOUT B39p	W16				
4A	VREFB4AN0	IO			DIFFIO TX B40p	DIFFOUT B40p	AA22	DQ5B	DQ1B	B_DM_1	B_DM_1
4A	VREFB4AN0	IO			DIFFIO TX B41n	DIFFOUT B41n	Y22			GND	GND
4A	VREFB4AN0	IO			DIFFIO RX B42n	DIFFOUT B42n	Y20	DQ6B	DQ1B	B_DQ_16	B_DQ_16
4A	VREFB4AN0	IO			DIFFIO TX B41p	DIFFOUT B41p	W22	DQ6B	DQ1B	B_DQ_18	B_DQ_18
4A	VREFB4AN0	IO			DIFFIO RX B42p	DIFFOUT B42p	Y19	DQ6B	DQ1B	B_DQ_17	B_DQ_17
4A	VREFB4AN0	IO			DIFFIO RX B43n	DIFFOUT B43n	P14	DQSn6B	DQSn1B	B_DQS#_2	B_DQS#_2
4A	VREFB4AN0	IO			DIFFIO TX B44n	DIFFOUT B44n	Y21	DQ6B	DQ1B	B_DQ_19	B_DQ_19
4A	VREFB4AN0	IO			DIFFIO RX B43p	DIFFOUT B43p	R14	DQS6B	DQS1B	B_DQS_2	B_DQS_2
4A	VREFB4AN0	IO			DIFFIO TX B44p	DIFFOUT B44p	W21			B_RESET#	B_RESET#
4A	VREFB4AN0	IO			DIFFIO TX B45n	DIFFOUT B45n	U22	DQ6B	DQ1B	GND	GND
4A	VREFB4AN0	IO			DIFFIO RX B46n	DIFFOUT B46n	V19	DQ6B	DQ1B	B_DQ_20	B_DQ_20
4A	VREFB4AN0	IO			DIFFIO TX B45p	DIFFOUT B45p	V21	DQ6B	DQ1B	B_DQ_22	B_DQ_22
4A	VREFB4AN0	IO			DIFFIO RX B46p	DIFFOUT B46p	V18	DQ6B	DQ1B	B_DQ_21	B_DQ_21
4A	VREFB4AN0	IO			DIFFIO RX B47n	DIFFOUT B47n	U16			GND	GND
4A	VREFB4AN0	IO			DIFFIO TX B48n	DIFFOUT B48n	U21	DQ6B	DQ1B	B_DQ_23	B_DQ_23
4A	VREFB4AN0	IO			DIFFIO RX B47p	DIFFOUT B47p	U17			GND	GND
4A	VREFB4AN0	IO			DIFFIO TX B48p	DIFFOUT B48p	U20	DQ6B	DQ1B	B_DM_2	B_DM_2
5A	VREFB5AN0	IO	RZQ_1		DIFFIO TX R1p	DIFFOUT R1p	T19	DQ1R			
5A	VREFB5AN0	IO		INIT_DONE	DIFFIO RX R2p	DIFFOUT R2p	T18				
5A	VREFB5AN0	IO		PR_REQUEST	DIFFIO TX R1n	DIFFOUT R1n	T20	DQ1R			
5A	VREFB5AN0	IO		CRC_ERROR	DIFFIO RX R2n	DIFFOUT R2n	T17				
5A	VREFB5AN0	IO		nCEO	DIFFIO TX R3p	DIFFOUT R3p	T22	DQ1R			
5A	VREFB5AN0	IO			DIFFIO RX R4p	DIFFOUT R4p	T15	DQ1R			
5A	VREFB5AN0	IO		CvP_CONFDONE	DIFFIO TX R3n	DIFFOUT R3n	R22	DQ1R			
5A	VREFB5AN0	IO			DIFFIO RX R4n	DIFFOUT R4n	R15	DQ1R			
5A	VREFB5AN0	IO		DEV_OE	DIFFIO TX R5p	DIFFOUT R5p	R21				
5A	VREFB5AN0	IO			DIFFIO RX R6p	DIFFOUT R6p	R16	DQS1R			
5A	VREFB5AN0	IO		DEV_CLRn	DIFFIO TX R5n	DIFFOUT R5n	P22	DQ1R			
5A	VREFB5AN0	IO			DIFFIO RX R6n	DIFFOUT R6n	R17	DQSn1R			
5A	VREFB5AN0	IO			DIFFIO TX R7p	DIFFOUT R7p	P19	DQ1R			
5A	VREFB5AN0	IO			DIFFIO RX R8p	DIFFOUT R8p	P16	DQ1R			
5A	VREFB5AN0	IO			DIFFIO TX R7n	DIFFOUT R7n	P18				
5A	VREFB5AN0	IO			DIFFIO RX R8n	DIFFOUT R8n	P17	DQ1R			
5B	VREFB5BNO	IO	CLK6p		DIFFIO RX R17p	DIFFOUT R17p	N16				
5B	VREFB5BNO	IO			DIFFIO TX R18p	DIFFOUT R18p	N20	DQ2R			
5B	VREFB5BNO	IO	CLK6n		DIFFIO RX R17n	DIFFOUT R17n	M16				
5B	VREFB5BNO	IO			DIFFIO TX R18n	DIFFOUT R18n	N21	DQ2R			
5B	VREFB5BNO	IO			DIFFIO RX R19p	DIFFOUT R19p	N19	DQ2R			
5B	VREFB5BNO	IO	FPLL_BR_CLKOUT0,FPLL_BR_CLKOUTp,FPLL_BR_FB		DIFFIO TX R20p	DIFFOUT R20p	M22	DQ2R			
5B	VREFB5BNO	IO			DIFFIO RX R19n	DIFFOUT R19n	M18	DQ2R			
5B	VREFB5BNO	IO	FPLL_BR_CLKOUT1,FPLL_BR_CLKOUTn		DIFFIO TX R20n	DIFFOUT R20n	L22	DQ2R			
5B	VREFB5BNO	IO			DIFFIO RX R21p	DIFFOUT R21p	K17	DQS2R			
5B	VREFB5BNO	IO			DIFFIO TX R22p	DIFFOUT R22p	M20				
5B	VREFB5BNO	IO			DIFFIO RX R21n	DIFFOUT R21n	L17	DQSn2R			
5B	VREFB5BNO	IO			DIFFIO TX R22n	DIFFOUT R22n	M21	DQ2R			
5B	VREFB5BNO	IO			DIFFIO RX R23p	DIFFOUT R23p	L19	DQ2R			
5B	VREFB5BNO	IO			DIFFIO TX R24p	DIFFOUT R24p	K21	DQ2R			
5B	VREFB5BNO	IO			DIFFIO RX R23n	DIFFOUT R23n	L18	DQ2R			
5B	VREFB5BNO	IO			DIFFIO TX R24n	DIFFOUT R24n	K22				
7A		GND					F17				
7A	VREFB7AN0	IO			DIFFIO RX T1p	DIFFOUT T1p	H21			GND	GND
7A	VREFB7AN0	IO			DIFFIO TX T2p	DIFFOUT T2p	E21	DQ1T	DQ1T	T_DM_4	T_DM_4
7A	VREFB7AN0	IO			DIFFIO RX T1n	DIFFOUT T1n	G21			GND	GND
7A	VREFB7AN0	IO			DIFFIO TX T2n	DIFFOUT T2n	D21	DQ1T	DQ1T	T_DQ_39	T_DQ_39
7A	VREFB7AN0	IO			DIFFIO RX T3p	DIFFOUT T3p	E19	DQ1T	DQ1T	T_DQ_37	T_DQ_37



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
7A	VREFB7AN0	IO			DIFFIO TX T4p	DIFFOUT T4p	C20	DQ1T	DQ1T	T_DQ_38	T_DQ_38
7A	VREFB7AN0	IO			DIFFIO RX T3n	DIFFOUT T3n	D19	DQ1T	DQ1T	T_DQ_36	T_DQ_36
7A	VREFB7AN0	IO			DIFFIO TX T4n	DIFFOUT T4n	B20	DQ1T	DQ1T	GND	GND
7A	VREFB7AN0	IO			DIFFIO RX T5p	DIFFOUT T5p	J21	DQS1T	DQS1T	T_DQS_4	T_DQS_4
7A	VREFB7AN0	IO			DIFFIO TX T6p	DIFFOUT T6p	B18			GND	GND
7A	VREFB7AN0	IO			DIFFIO RX T5n	DIFFOUT T5n	J22	DQSn1T	DQSn1T	T_DQS#_4	T_DQS#_4
7A	VREFB7AN0	IO			DIFFIO TX T6n	DIFFOUT T6n	B17	DQ1T	DQ1T	T_DQ_35	T_DQ_35
7A	VREFB7AN0	IO			DIFFIO RX T7p	DIFFOUT T7p	C21	DQ1T	DQ1T	T_DQ_33	T_DQ_33
7A	VREFB7AN0	IO			DIFFIO TX T8p	DIFFOUT T8p	G22	DQ1T	DQ1T	T_DQ_34	T_DQ_34
7A	VREFB7AN0	IO			DIFFIO RX T7n	DIFFOUT T7n	B21	DQ1T	DQ1T	T_DQ_32	T_DQ_32
7A	VREFB7AN0	IO			DIFFIO TX T8n	DIFFOUT T8n	F22			GND	GND
7A	VREFB7AN0	IO			DIFFIO RX T9p	DIFFOUT T9p	G20			GND	GND
7A	VREFB7AN0	IO			DIFFIO TX T10p	DIFFOUT T10p	E22	DQ2T	DQ1T	T_DM_3	T_DM_3
7A	VREFB7AN0	IO			DIFFIO RX T9n	DIFFOUT T9n	H20			GND	GND
7A	VREFB7AN0	IO			DIFFIO TX T10n	DIFFOUT T10n	D22	DQ2T	DQ1T	T_DQ_31	T_DQ_31
7A	VREFB7AN0	IO			DIFFIO RX T11p	DIFFOUT T11p	C19	DQ2T	DQ1T	T_DQ_29	T_DQ_29
7A	VREFB7AN0	IO			DIFFIO TX T12p	DIFFOUT T12p	B22	DQ2T	DQ1T	T_DQ_30	T_DQ_30
7A	VREFB7AN0	IO			DIFFIO RX T11n	DIFFOUT T11n	C18	DQ2T	DQ1T	T_DQ_28	T_DQ_28
7A	VREFB7AN0	IO			DIFFIO TX T12n	DIFFOUT T12n	A22	DQ2T	DQ1T	GND	GND
7A	VREFB7AN0	IO			DIFFIO RX T13p	DIFFOUT T13p	F19	DQS2T	DQ1T	T_DQS_3	T_DQS_3
7A	VREFB7AN0	IO			DIFFIO TX T14p	DIFFOUT T14p	E20			GND	GND
7A	VREFB7AN0	IO			DIFFIO RX T13n	DIFFOUT T13n	F18	DQSn2T	DQ1T	T_DQS#_3	T_DQS#_3
7A	VREFB7AN0	IO			DIFFIO TX T14n	DIFFOUT T14n	F20	DQ2T	DQ1T	T_DQ_27	T_DQ_27
7A	VREFB7AN0	IO			DIFFIO RX T15p	DIFFOUT T15p	A18	DQ2T	DQ1T	T_DQ_25	T_DQ_25
7A	VREFB7AN0	IO			DIFFIO TX T16p	DIFFOUT T16p	A20	DQ2T	DQ1T	T_DQ_26	T_DQ_26
7A	VREFB7AN0	IO			DIFFIO RX T15n	DIFFOUT T15n	A17	DQ2T	DQ1T	T_DQ_24	T_DQ_24
7A	VREFB7AN0	IO			DIFFIO TX T16n	DIFFOUT T16n	A19			GND	GND
7A	VREFB7AN0	IO			DIFFIO RX T17p	DIFFOUT T17p	K20			GND	GND
7A	VREFB7AN0	IO			DIFFIO TX T18p	DIFFOUT T18p	B16	DQ3T	DQ2T	T_DM_2	T_DM_2
7A	VREFB7AN0	IO			DIFFIO RX T17n	DIFFOUT T17n	K19			GND	GND
7A	VREFB7AN0	IO			DIFFIO TX T18n	DIFFOUT T18n	C16	DQ3T	DQ2T	T_DQ_23	T_DQ_23
7A	VREFB7AN0	IO			DIFFIO RX T19p	DIFFOUT T19p	D17	DQ3T	DQ2T	T_DQ_21	T_DQ_21
7A	VREFB7AN0	IO			DIFFIO TX T20p	DIFFOUT T20p	G17	DQ3T	DQ2T	T_DQ_22	T_DQ_22
7A	VREFB7AN0	IO			DIFFIO RX T19n	DIFFOUT T19n	E16	DQ3T	DQ2T	T_DQ_20	T_DQ_20
7A	VREFB7AN0	IO			DIFFIO TX T20n	DIFFOUT T20n	G16	DQ3T	DQ2T	GND	GND
7A	VREFB7AN0	IO			DIFFIO RX T21p	DIFFOUT T21p	G18	DQS3T	DQS2T	T_DQS_2	T_DQS_2
7A	VREFB7AN0	IO			DIFFIO TX T22p	DIFFOUT T22p	J19			T_RESET#	T_RESET#
7A	VREFB7AN0	IO			DIFFIO RX T21n	DIFFOUT T21n	H18	DQSn3T	DQSn2T	T_DQS#_2	T_DQS#_2
7A	VREFB7AN0	IO			DIFFIO TX T22n	DIFFOUT T22n	J18	DQ3T	DQ2T	T_DQ_19	T_DQ_19
7A	VREFB7AN0	IO			DIFFIO RX T23p	DIFFOUT T23p	E15	DQ3T	DQ2T	T_DQ_17	T_DQ_17
7A	VREFB7AN0	IO			DIFFIO TX T24p	DIFFOUT T24p	A15	DQ3T	DQ2T	T_DQ_18	T_DQ_18
7A	VREFB7AN0	IO			DIFFIO RX T23n	DIFFOUT T23n	F15	DQ3T	DQ2T	T_DQ_16	T_DQ_16
7A	VREFB7AN0	IO			DIFFIO TX T24n	DIFFOUT T24n	A14			GND	GND
7A	VREFB7AN0	IO	CLK11p		DIFFIO RX T25p	DIFFOUT T25p	H16				
7A	VREFB7AN0	IO			DIFFIO TX T26p	DIFFOUT T26p	J17	DQ4T	DQ2T	T_DM_1	T_DM_1
7A	VREFB7AN0	IO	CLK11n		DIFFIO RX T25n	DIFFOUT T25n	H15				
7A	VREFB7AN0	IO			DIFFIO TX T26n	DIFFOUT T26n	K16	DQ4T	DQ2T	T_DQ_15	T_DQ_15
7A	VREFB7AN0	IO			DIFFIO RX T27p	DIFFOUT T27p	C15	DQ4T	DQ2T	T_DQ_13	T_DQ_13
7A	VREFB7AN0	IO			DIFFIO TX T28p	DIFFOUT T28p	G15	DQ4T	DQ2T	T_DQ_14	T_DQ_14
7A	VREFB7AN0	IO			DIFFIO RX T27n	DIFFOUT T27n	B15	DQ4T	DQ2T	T_DQ_12	T_DQ_12
7A	VREFB7AN0	IO			DIFFIO TX T28n	DIFFOUT T28n	F14	DQ4T	DQ2T	T_CKE_0	T_CKE_0
7A	VREFB7AN0	IO			DIFFIO RX T29p	DIFFOUT T29p	H14	DQS4T	DQ2T	T_DQS_1	T_DQS_1
7A	VREFB7AN0	IO			DIFFIO TX T30p	DIFFOUT T30p	B13			T_CKE_1	T_CKE_1
7A	VREFB7AN0	IO			DIFFIO RX T29n	DIFFOUT T29n	J13	DQSn4T	DQ2T	T_DQS#_1	T_DQS#_1
7A	VREFB7AN0	IO			DIFFIO TX T30n	DIFFOUT T30n	A13	DQ4T	DQ2T	T_DQ_11	T_DQ_11
7A	VREFB7AN0	IO			DIFFIO RX T31p	DIFFOUT T31p	E14	DQ4T	DQ2T	T_DQ_9	T_DQ_9
7A	VREFB7AN0	IO			DIFFIO TX T32p	DIFFOUT T32p	J11	DQ4T	DQ2T	T_DQ_10	T_DQ_10
7A	VREFB7AN0	IO			DIFFIO RX T31n	DIFFOUT T31n	F13	DQ4T	DQ2T	T_DQ_8	T_DQ_8
7A	VREFB7AN0	IO			DIFFIO TX T32n	DIFFOUT T32n	H10			GND	GND
7A	VREFB7AN0	IO	CLK10p		DIFFIO RX T33p	DIFFOUT T33p	H13				
7A	VREFB7AN0	IO			DIFFIO TX T34p	DIFFOUT T34p	G11	DQ5T		T_DM_0	T_DM_0
7A	VREFB7AN0	IO	CLK10n		DIFFIO RX T33n	DIFFOUT T33n	G13				
7A	VREFB7AN0	IO			DIFFIO TX T34n	DIFFOUT T34n	F12	DQ5T		T_DQ_7	T_DQ_7
7A	VREFB7AN0	IO			DIFFIO RX T35p	DIFFOUT T35p	D13	DQ5T		T_DQ_5	T_DQ_5
7A	VREFB7AN0	IO			DIFFIO TX T36p	DIFFOUT T36p	B12	DQ5T		T_DQ_6	T_DQ_6
7A	VREFB7AN0	IO			DIFFIO RX T35n	DIFFOUT T35n	C13	DQ5T		T_DQ_4	T_DQ_4
7A	VREFB7AN0	IO			DIFFIO TX T36n	DIFFOUT T36n	A12	DQ5T		T_ODT_1	T_ODT_1
7A	VREFB7AN0	IO			DIFFIO RX T37p	DIFFOUT T37p	H11	DQS5T		T_DQS_0	T_DQS_0
7A	VREFB7AN0	IO			DIFFIO TX T38p	DIFFOUT T38p	L8			T_ODT_0	T_ODT_0
7A	VREFB7AN0	IO			DIFFIO RX T37n	DIFFOUT T37n	G12	DQSn5T		T_DQS#_0	T_DQS#_0
7A	VREFB7AN0	IO			DIFFIO TX T38n	DIFFOUT T38n	K9	DQ5T		T_DQ_3	T_DQ_3
7A	VREFB7AN0	IO			DIFFIO RX T39p	DIFFOUT T39p	D12	DQ5T		T_DQ_1	T_DQ_1





Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
7A	VREFB7AN0	IO			DIFFIO TX T40p	DIFFOUT T40p	C11	DQ5T		T DQ 2	
7A	VREFB7AN0	IO			DIFFIO RX T39n	DIFFOUT T39n	E12	DQ5T		T DQ 0	T DQ 0
7A	VREFB7AN0	IO	RZQ 2		DIFFIO TX T40n	DIFFOUT T40n	B11				
8A	VREFB8AN0	IO	CLK9p		DIFFIO RX T41p	DIFFOUT T41p	G10				
8A	VREFB8AN0	IO			DIFFIO TX T42p	DIFFOUT T42p	L7	DQ6T		T A 0	T CA 0
8A	VREFB8AN0	IO	CLK9n		DIFFIO RX T41n	DIFFOUT T41n	F10				
8A	VREFB8AN0	IO			DIFFIO TX T42n	DIFFOUT T42n	K7	DQ6T		T A 1	T CA 1
8A	VREFB8AN0	IO			DIFFIO RX T43p	DIFFOUT T43p	J7	DQ6T		T A 4	T CA 4
8A	VREFB8AN0	IO	FPLL_TL_CLKOUT0,FPLL_TL_CLKOUTp,FPLL_TL_FB		DIFFIO TX T44p	DIFFOUT T44p	H8	DQ6T		T A 2	T CA 2
8A	VREFB8AN0	IO			DIFFIO RX T43n	DIFFOUT T43n	J8	DQ6T		T A 5	T CA 5
8A	VREFB8AN0	IO	FPLL_TL_CLKOUT1,FPLL_TL_CLKOUTn		DIFFIO TX T44n	DIFFOUT T44n	G8	DQ6T		T A 3	T CA 3
8A	VREFB8AN0	IO			DIFFIO RX T45p	DIFFOUT T45p	J9	DQS6T		T CK	T CK
8A	VREFB8AN0	IO			DIFFIO TX T46p	DIFFOUT T46p	A10			T A 6	T CA 6
8A	VREFB8AN0	IO			DIFFIO RX T45n	DIFFOUT T45n	H9	DQS6T		T CK#	T CK#
8A	VREFB8AN0	IO			DIFFIO TX T46n	DIFFOUT T46n	A9	DQ6T		T A 7	T CA 7
8A	VREFB8AN0	IO			DIFFIO RX T47p	DIFFOUT T47p	B10	DQ6T		T BA 1	
8A	VREFB8AN0	IO			DIFFIO TX T48p	DIFFOUT T48p	A5	DQ6T		T BA 0	
8A	VREFB8AN0	IO			DIFFIO RX T47n	DIFFOUT T47n	C9	DQ6T		T BA 2	
8A	VREFB8AN0	IO			DIFFIO TX T48n	DIFFOUT T48n	B5			GND	GND
8A	VREFB8AN0	IO	CLK8p,FPLL_TL_FBp		DIFFIO RX T49p	DIFFOUT T49p	E10				
8A	VREFB8AN0	IO			DIFFIO TX T50p	DIFFOUT T50p	B6	DQ7T		T CAS#	
8A	VREFB8AN0	IO	CLK8n,FPLL_TL_FBn		DIFFIO RX T49n	DIFFOUT T49n	F9				
8A	VREFB8AN0	IO			DIFFIO TX T50n	DIFFOUT T50n	B7	DQ7T		T RAS#	
8A	VREFB8AN0	IO			DIFFIO RX T51p	DIFFOUT T51p	A8	DQ7T		T A 8	T CA 8
8A	VREFB8AN0	IO			DIFFIO TX T52p	DIFFOUT T52p	C6	DQ7T		T A 10	
8A	VREFB8AN0	IO			DIFFIO RX T51n	DIFFOUT T51n	A7	DQ7T		T A 9	T CA 9
8A	VREFB8AN0	IO			DIFFIO TX T52n	DIFFOUT T52n	D6	DQ7T		T A 11	
8A	VREFB8AN0	IO			DIFFIO RX T53p	DIFFOUT T53p	E9	DQS7T		T CS# 0	T CS# 0
8A	VREFB8AN0	IO			DIFFIO TX T54p	DIFFOUT T54p	D7			T A 12	
8A	VREFB8AN0	IO			DIFFIO RX T53n	DIFFOUT T53n	D9	DQS7T		T CS# 1	T CS# 1
8A	VREFB8AN0	IO			DIFFIO TX T54n	DIFFOUT T54n	C8	DQ7T		T A 13	
8A	VREFB8AN0	IO			DIFFIO RX T55p	DIFFOUT T55p	G6	DQ7T		T A 14	
8A	VREFB8AN0	IO			DIFFIO TX T56p	DIFFOUT T56p	F7	DQ7T		T WE#	
8A	VREFB8AN0	IO			DIFFIO RX T55n	DIFFOUT T55n	H6	DQ7T		T A 15	
8A	VREFB8AN0	IO			DIFFIO TX T56n	DIFFOUT T56n	E7			GND	GND
9A		MSEL0		MSEL0			L6				
9A		CONF_DONE		CONF_DONE			K6				
9A		MSEL1		MSEL1			J6				
9A		nSTATUS		nSTATUS			H5				
9A		nCE		nCE			G5				
9A		MSEL2		MSEL2			A2				
9A		MSEL3		MSEL3			E5				
9A		nCONFIG		nCONFIG			A4				
9A		MSEL4		MSEL4			F3				
9A		GND					C5				
		GND					F5				
		GND					G4				
		GND					V4				
		GND					U4				
		GND					AB19				
		GND					AB14				
		GND					AB9				
		GND					AB2				
		GND					AB1				
		GND					AA11				
		GND					AA6				
		GND					AA4				
		GND					AA3				
		GND					Y18				
		GND					Y5				
		GND					Y2				
		GND					Y1				
		GND					W4				
		GND					W3				
		GND					V22				
		GND					V17				
		GND					V12				
		GND					V7				
		GND					V2				
		GND					V1				
		GND					U9				
		GND					U5				



Pin Information for the Cyclone® V 5CEFA5 Device  
Version 1.1  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		GND					U3				
		GND					T21				
		GND					T16				
		GND					T2				
		GND					T1				
		GND					R13				
		GND					R3				
		GND					P10				
		GND					P4				
		GND					P2				
		GND					P1				
		GND					N22				
		GND					N17				
		GND					N15				
		GND					N13				
		GND					N11				
		GND					N7				
		GND					N5				
		GND					N3				
		GND					M14				
		GND					M12				
		GND					M10				
		GND					M4				
		GND					M2				
		GND					M1				
		GND					L21				
		GND					L15				
		GND					L13				
		GND					L11				
		GND					L5				
		GND					L3				
		GND					K14				
		GND					K12				
		GND					K10				
		GND					K8				
		GND					K4				
		GND					K2				
		GND					K1				
		GND					J20				
		GND					J15				
		GND					J5				
		GND					J3				
		GND					H22				
		GND					H12				
		GND					H7				
		GND					H4				
		GND					H3				
		GND					H2				
		GND					H1				
		GND					G19				
		GND					G9				
		GND					G3				
		GND					F16				
		GND					F6				
		GND					F2				
		GND					F1				
		GND					E13				
		GND					E4				
		GND					E3				
		GND					D20				
		GND					D10				
		GND					D5				
		GND					D2				
		GND					D1				
		GND					C17				
		GND					C4				
		GND					C3				
		GND					B14				
		GND					B9				
		GND					B2				
		GND					B1				
		GND					A21				



Pin Information for the Cyclone® V 5CEFA5 Device  
Version 1.1  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		GND					A11				
		VCC					P15				
		VCC					P13				
		VCC					P11				
		VCC					N14				
		VCC					N12				
		VCC					N10				
		VCC					M15				
		VCC					M13				
		VCC					M11				
		VCC					L16				
		VCC					L14				
		VCC					L12				
		VCC					L10				
		VCC					K15				
		VCC					K13				
		VCC					K11				
		VCC					J16				
		VCC					J14				
		VCC					J12				
		VCC					J10				
		VCC					P3				
		VCC					K3				
		VCC					L4				
		VCC					N4				
		VCC					K5				
		VCC					J4				
		DNU					B3				
		DNU					B4				
		DNU					E17				
		DNU					L9				
		VCCPGM					V8				
		VCCPGM					R19				
		VCCPGM					F8				
		VCCBAT					A3				
		VCCIO3A					T6				
		VCCIO3A					Y8				
		VCCIO3B					Y13				
		VCCIO3B					W10				
		VCCIO3B					T11				
		VCCIO3B					R8				
		VCCIO4A					U19				
		VCCIO4A					AA21				
		VCCIO4A					AA16				
		VCCIO4A					W20				
		VCCIO4A					W15				
		VCCIO4A					U14				
		VCCIO5A					R18				
		VCCIO5A					P20				
		VCCIO5B					M19				
		VCCIO5B					K18				
		VCCIO7A					B19				
		VCCIO7A					H17				
		VCCIO7A					G14				
		VCCIO7A					F21				
		VCCIO7A					F11				
		VCCIO7A					E18				
		VCCIO7A					D15				
		VCCIO7A					C22				
		VCCIO7A					C12				
		VCCIO7A					A16				
		VCCIO8A					A6				
		VCCIO8A					G7				
		VCCIO8A					E8				
		VCCIO8A					C7				
		VCCPD3A					W6				
		VCCPD3B4A					W17				
		VCCPD3B4A					W14				
		VCCPD3B4A					W12				
		VCCPD3B4A					W11				
		VCCPD5A					P21				
		VCCPD5B					N18				



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	F484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		VCCPD5B					M17				
		VCCPD7A8A					E11				
		VCCPD7A8A					D16				
		VCCPD7A8A					D14				
		VCCPD7A8A					D8				
		VCCPD7A8A					C10				
3A	VREFB3AN0	VREFB3AN0					Y7				
3B	VREFB3BN0	VREFB3BN0					Y12				
4A	VREFB4AN0	VREFB4AN0					AB16				
5A	VREFB5AN0	VREFB5AN0					R20				
5B	VREFB5BN0	VREFB5BN0					L20				
7A	VREFB7AN0	VREFB7AN0					C14				
8A	VREFB8AN0	VREFB8AN0					B8				
		NC					Y6				
		NC					V11				
		NC					C2				
		NC					C1				
		NC					G2				
		NC					G1				
		NC					L2				
		NC					L1				
		NC					R2				
		NC					R1				
		NC					W2				
		NC					W1				
		NC					AA2				
		NC					AA1				
		NC					D3				
		NC					D4				
		NC					E1				
		NC					E2				
		NC					J1				
		NC					J2				
		NC					N1				
		NC					N2				
		NC					U1				
		NC					U2				
		NC					Y3				
		NC					Y4				
		RREF TL					A1				
		VCCA_FPLL					T5				
		VCCA_FPLL					F4				
		VCCA_FPLL					U18				
		VCCA_FPLL					H19				
		VCCA_FPLL					M3				
		VCCA_FPLL					T3				
		VCC_AUX					E6				
		VCC_AUX					D18				
		VCC_AUX					W18				
		VCC_AUX					W13				
		VCC_AUX					W7				
		VCC_AUX					D11				

Notes:

(1) For more information about pin definition and pin connection guidelines, refer to the

[Cyclone V Device Family Pin Connection Guidelines](#).

(2) RESET pin is only applicable for DDR3 device.



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
3A		TDO		TDO			V3				
3A		nCS0		DATA4			AB6				
3A		TMS		TMS			R4				
3A		AS_DATA3		DATA3			AA5				
3A		TCK		TCK			V5				
3A		AS_DATA2		DATA2			T5				
3A		TDI		TDI			P5				
3A		AS_DATA1		DATA1			W5				
3A		DCLK		DCLK			M5				
3A		AS_DATA0.ASDO		DATA0			AB4				
3A	VREFB3AN0	IO		DATA6	DIFFIO_RX_B1n	DIFFOUT_B1n	P6	DQ1B			
3A	VREFB3AN0	IO		DATA5	DIFFIO_TX_B2n	DIFFOUT_B2n	U7				
3A	VREFB3AN0	IO		DATA8	DIFFIO_RX_B1p	DIFFOUT_B1p	N6	DQ1B			
3A	VREFB3AN0	IO		DATA7	DIFFIO_TX_B2p	DIFFOUT_B2p	U6	DQ1B			
3A	VREFB3AN0	IO		DATA10	DIFFIO_RX_B3n	DIFFOUT_B3n	M6	DQSn1B			
3A	VREFB3AN0	IO		DATA9	DIFFIO_TX_B4n	DIFFOUT_B4n	R5	DQ1B			
3A	VREFB3AN0	IO		DATA12	DIFFIO_RX_B3p	DIFFOUT_B3p	M7	DQS1B			
3A	VREFB3AN0	IO		DATA11	DIFFIO_TX_B4p	DIFFOUT_B4p	R6				
3A	VREFB3AN0	IO		DATA14	DIFFIO_RX_B5n	DIFFOUT_B5n	R7	DQ1B			
3A	VREFB3AN0	IO		DATA13	DIFFIO_TX_B6n	DIFFOUT_B6n	L7	DQ1B			
3A	VREFB3AN0	IO		CLKUSR	DIFFIO_RX_B5p	DIFFOUT_B5p	T7	DQ1B			
3A	VREFB3AN0	IO		DATA15	DIFFIO_TX_B6p	DIFFOUT_B6p	L8	DQ1B			
3A	VREFB3AN0	IO		PR_DONE	DIFFIO_RX_B7n	DIFFOUT_B7n	T8				
3A	VREFB3AN0	IO		PR_READY	DIFFIO_TX_B8n	DIFFOUT_B8n	P7	DQ1B			
3A	VREFB3AN0	IO		PR_ERROR	DIFFIO_RX_B7p	DIFFOUT_B7p	T9				
3A	VREFB3AN0	IO			DIFFIO_TX_B8p	DIFFOUT_B8p	P8	DQ1B			
3B	VREFB3BN0	IO			DIFFIO_TX_B9n	DIFFOUT_B9n	V8			GND	GND
3B	VREFB3BN0	IO			DIFFIO_RX_B10n	DIFFOUT_B10n	N8	DQ2B		B A 15	
3B	VREFB3BN0	IO			DIFFIO_TX_B9p	DIFFOUT_B9p	W9	DQ2B		B WE#	
3B	VREFB3BN0	IO			DIFFIO_RX_B10p	DIFFOUT_B10p	M8	DQ2B		B A 14	
3B	VREFB3BN0	IO			DIFFIO_RX_B11n	DIFFOUT_B11n	N9	DQS#2B		B CS# 1	B CS# 1
3B	VREFB3BN0	IO			DIFFIO_TX_B12n	DIFFOUT_B12n	AA7	DQ2B		B A 13	
3B	VREFB3BN0	IO			DIFFIO_RX_B11p	DIFFOUT_B11p	N10	DQS2B		B CS# 0	B CS# 0
3B	VREFB3BN0	IO			DIFFIO_TX_B12p	DIFFOUT_B12p	AB7			B A 12	
3B	VREFB3BN0	IO			DIFFIO_TX_B13n	DIFFOUT_B13n	Y7	DQ2B		B A 11	
3B	VREFB3BN0	IO			DIFFIO_RX_B14n	DIFFOUT_B14n	U8	DQ2B		B A 9	B CA 9
3B	VREFB3BN0	IO			DIFFIO_TX_B13p	DIFFOUT_B13p	W7	DQ2B		B A 10	
3B	VREFB3BN0	IO			DIFFIO_RX_B14p	DIFFOUT_B14p	V9	DQ2B		B A 8	B CA 8
3B	VREFB3BN0	IO	CLK0n,FPLL_BL_FBn		DIFFIO_RX_B15n	DIFFOUT_B15n	R9				
3B	VREFB3BN0	IO			DIFFIO_TX_B16n	DIFFOUT_B16n	AB8	DQ2B		B RAS#	
3B	VREFB3BN0	IO	CLK0p,FPLL_BL_FBp		DIFFIO_RX_B15p	DIFFOUT_B15p	P9				
3B	VREFB3BN0	IO			DIFFIO_TX_B16p	DIFFOUT_B16p	AA8	DQ2B		B CAS#	
3B	VREFB3BN0	IO			DIFFIO_TX_B17n	DIFFOUT_B17n	Y10			GND	GND
3B	VREFB3BN0	IO			DIFFIO_RX_B18n	DIFFOUT_B18n	AA9	DQ3B		B BA 2	
3B	VREFB3BN0	IO			DIFFIO_TX_B17p	DIFFOUT_B17p	AA10	DQ3B		B BA 0	
3B	VREFB3BN0	IO			DIFFIO_RX_B18p	DIFFOUT_B18p	Y9	DQ3B		B BA 1	
3B	VREFB3BN0	IO			DIFFIO_RX_B19n	DIFFOUT_B19n	L9	DQS#3B		B CK#	B CK#
3B	VREFB3BN0	IO			DIFFIO_TX_B20n	DIFFOUT_B20n	W11	DQ3B		B A 7	B CA 7
3B	VREFB3BN0	IO			DIFFIO_RX_B19p	DIFFOUT_B19p	M10	DQS3B		B CK	B CK
3B	VREFB3BN0	IO			DIFFIO_TX_B20p	DIFFOUT_B20p	Y11			B A 6	B CA 6
3B	VREFB3BN0	IO	FPLL_BL_CLKOUT1,FPLL_BL_CLKOUTn		DIFFIO_TX_B21n	DIFFOUT_B21n	AB10	DQ3B		B A 3	B CA 3
3B	VREFB3BN0	IO			DIFFIO_RX_B22n	DIFFOUT_B22n	U10	DQ3B		B A 5	B CA 5
3B	VREFB3BN0	IO	FPLL_BL_CLKOUT0,FPLL_BL_CLKOUTp,FPLL_BL_FB		DIFFIO_TX_B21p	DIFFOUT_B21p	AB11	DQ3B		B A 2	B CA 2
3B	VREFB3BN0	IO			DIFFIO_RX_B22p	DIFFOUT_B22p	U11	DQ3B		B A 4	B CA 4
3B	VREFB3BN0	IO	CLK1n		DIFFIO_RX_B23n	DIFFOUT_B23n	T10				
3B	VREFB3BN0	IO			DIFFIO_TX_B24n	DIFFOUT_B24n	R11	DQ3B		B A 1	B CA 1
3B	VREFB3BN0	IO	CLK1p		DIFFIO_RX_B23p	DIFFOUT_B23p	R10				
3B	VREFB3BN0	IO			DIFFIO_TX_B24p	DIFFOUT_B24p	P12	DQ3B		B A 0	B CA 0
4A	VREFB4AN0	IO	RZQ_0		DIFFIO_TX_B25n	DIFFOUT_B25n	AA13				
4A	VREFB4AN0	IO			DIFFIO_RX_B26n	DIFFOUT_B26n	W12	DQ4B		B DQ 0	B DQ 0
4A	VREFB4AN0	IO			DIFFIO_TX_B25p	DIFFOUT_B25p	AB13	DQ4B		B DQ 2	B DQ 2
4A	VREFB4AN0	IO			DIFFIO_RX_B26p	DIFFOUT_B26p	Y12	DQ4B		B DQ 1	B DQ 1
4A	VREFB4AN0	IO			DIFFIO_RX_B27n	DIFFOUT_B27n	U12	DQS#4B		B DQS# 0	B DQS# 0
4A	VREFB4AN0	IO			DIFFIO_TX_B28n	DIFFOUT_B28n	R12	DQ4B		B DQ 3	B DQ 3
4A	VREFB4AN0	IO			DIFFIO_RX_B27p	DIFFOUT_B27p	T12	DQS4B		B DQS 0	B DQS 0
4A	VREFB4AN0	IO			DIFFIO_TX_B28p	DIFFOUT_B28p	T13			B ODT 0	B ODT 0
4A	VREFB4AN0	IO			DIFFIO_TX_B29n	DIFFOUT_B29n	AB15	DQ4B		B ODT 1	B ODT 1
4A	VREFB4AN0	IO			DIFFIO_RX_B30n	DIFFOUT_B30n	W13	DQ4B		B DQ 4	B DQ 4
4A	VREFB4AN0	IO			DIFFIO_TX_B29p	DIFFOUT_B29p	AB16	DQ4B		B DQ 6	B DQ 6
4A	VREFB4AN0	IO			DIFFIO_RX_B30p	DIFFOUT_B30p	V13	DQ4B		B DQ 5	B DQ 5
4A	VREFB4AN0	IO	CLK2n		DIFFIO_RX_B31n	DIFFOUT_B31n	T14				
4A	VREFB4AN0	IO			DIFFIO_TX_B32n	DIFFOUT_B32n	AB18	DQ4B		B DQ 7	B DQ 7



Pin Information for the Cyclone® V 5CEFA5 Device

Version 1.1

Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
4A	VREFB4AN0	IO	CLK2p		DIFFIO RX B31p	DIFFOUT B31p	U13				
4A	VREFB4AN0	IO			DIFFIO TX B32p	DIFFOUT B32p	AA18	DQ4B		B_DM_0	B_DM_0
4A	VREFB4AN0	IO			DIFFIO TX B33n	DIFFOUT B33n	AA19			GND	GND
4A	VREFB4AN0	IO			DIFFIO RX B34n	DIFFOUT B34n	Y14	DQ5B	DQ1B	B_DQ_8	B_DQ_8
4A	VREFB4AN0	IO			DIFFIO TX B33p	DIFFOUT B33p	Y19	DQ5B	DQ1B	B_DQ_10	B_DQ_10
4A	VREFB4AN0	IO			DIFFIO RX B34p	DIFFOUT B34p	W14	DQ5B	DQ1B	B_DQ_9	B_DQ_9
4A	VREFB4AN0	IO			DIFFIO RX B35n	DIFFOUT B35n	P14	DQSn5B	DQ1B	B_DQS#_1	B_DQS#_1
4A	VREFB4AN0	IO			DIFFIO TX B36n	DIFFOUT B36n	AA20	DQ5B	DQ1B	B_DQ_11	B_DQ_11
4A	VREFB4AN0	IO			DIFFIO RX B35p	DIFFOUT B35p	R14	DQSS5B	DQ1B	B_DQS_1	B_DQS_1
4A	VREFB4AN0	IO			DIFFIO TX B36p	DIFFOUT B36p	Y20			B_CKE_1	B_CKE_1
4A	VREFB4AN0	IO			DIFFIO TX B37n	DIFFOUT B37n	AA15	DQ5B	DQ1B	B_CKE_0	B_CKE_0
4A	VREFB4AN0	IO			DIFFIO RX B38n	DIFFOUT B38n	U15	DQ5B	DQ1B	B_DQ_12	B_DQ_12
4A	VREFB4AN0	IO			DIFFIO TX B37p	DIFFOUT B37p	Y15	DQ5B	DQ1B	B_DQ_14	B_DQ_14
4A	VREFB4AN0	IO			DIFFIO RX B38p	DIFFOUT B38p	V15	DQ5B	DQ1B	B_DQ_13	B_DQ_13
4A	VREFB4AN0	IO	CLK3n		DIFFIO RX B39n	DIFFOUT B39n	R15				
4A	VREFB4AN0	IO			DIFFIO TX B40n	DIFFOUT B40n	AB20	DQ5B	DQ1B	B_DQ_15	B_DQ_15
4A	VREFB4AN0	IO	CLK3p		DIFFIO RX B39p	DIFFOUT B39p	T15				
4A	VREFB4AN0	IO			DIFFIO TX B40p	DIFFOUT B40p	AB21	DQ5B	DQ1B	B_DM_1	B_DM_1
4A	VREFB4AN0	IO			DIFFIO TX B41n	DIFFOUT B41n	AB22			GND	GND
4A	VREFB4AN0	IO			DIFFIO RX B42n	DIFFOUT B42n	Y16	DQ6B	DQ1B	B_DQ_16	B_DQ_16
4A	VREFB4AN0	IO			DIFFIO TX B41p	DIFFOUT B41p	AA22	DQ6B	DQ1B	B_DQ_18	B_DQ_18
4A	VREFB4AN0	IO			DIFFIO RX B42p	DIFFOUT B42p	Y17	DQ6B	DQ1B	B_DQ_17	B_DQ_17
4A	VREFB4AN0	IO			DIFFIO RX B43n	DIFFOUT B43n	U16	DQSn6B	DQSn1B	B_DQS#_2	B_DQS#_2
4A	VREFB4AN0	IO			DIFFIO TX B44n	DIFFOUT B44n	AA17	DQ6B	DQ1B	B_DQ_19	B_DQ_19
4A	VREFB4AN0	IO			DIFFIO RX B43p	DIFFOUT B43p	U17	DQS6B	DQS1B	B_DQS_2	B_DQS_2
4A	VREFB4AN0	IO			DIFFIO TX B44p	DIFFOUT B44p	AB17			B_RESET#	B_RESET#
4A	VREFB4AN0	IO			DIFFIO TX B45n	DIFFOUT B45n	Y22	DQ6B	DQ1B	GND	GND
4A	VREFB4AN0	IO			DIFFIO RX B46n	DIFFOUT B46n	V18	DQ6B	DQ1B	B_DQ_20	B_DQ_20
4A	VREFB4AN0	IO			DIFFIO TX B45p	DIFFOUT B45p	Y21	DQ6B	DQ1B	B_DQ_22	B_DQ_22
4A	VREFB4AN0	IO			DIFFIO RX B46p	DIFFOUT B46p	W18	DQ6B	DQ1B	B_DQ_21	B_DQ_21
4A	VREFB4AN0	IO			DIFFIO RX B47n	DIFFOUT B47n	W16			GND	GND
4A	VREFB4AN0	IO			DIFFIO TX B48n	DIFFOUT B48n	W21	DQ6B	DQ1B	B_DQ_23	B_DQ_23
4A	VREFB4AN0	IO			DIFFIO RX B47p	DIFFOUT B47p	W17			GND	GND
4A	VREFB4AN0	IO			DIFFIO TX B48p	DIFFOUT B48p	W22	DQ6B	DQ1B	B_DM_2	B_DM_2
5A	VREFB5AN0	IO	RZQ_1		DIFFIO TX R1p	DIFFOUT R1p	U22	DQ1R			
5A	VREFB5AN0	IO		INIT_DONE	DIFFIO RX R2p	DIFFOUT R2p	V20				
5A	VREFB5AN0	IO		PR_REQUEST	DIFFIO TX R1n	DIFFOUT R1n	U21	DQ1R			
5A	VREFB5AN0	IO		CRC_ERROR	DIFFIO RX R2n	DIFFOUT R2n	V19				
5A	VREFB5AN0	IO		nCEO	DIFFIO TX R3p	DIFFOUT R3p	T19	DQ1R			
5A	VREFB5AN0	IO			DIFFIO RX R4p	DIFFOUT R4p	T17	DQ1R			
5A	VREFB5AN0	IO		CvP_CONFDONE	DIFFIO TX R3n	DIFFOUT R3n	T20	DQ1R			
5A	VREFB5AN0	IO			DIFFIO RX R4n	DIFFOUT R4n	T18	DQ1R			
5A	VREFB5AN0	IO		DEV_OE	DIFFIO TX R5p	DIFFOUT R5p	T22				
5A	VREFB5AN0	IO			DIFFIO RX R6p	DIFFOUT R6p	R16	DQS1R			
5A	VREFB5AN0	IO		DEV_CLRn	DIFFIO TX R5n	DIFFOUT R5n	R22	DQ1R			
5A	VREFB5AN0	IO			DIFFIO RX R6n	DIFFOUT R6n	R17	DQSn1R			
5A	VREFB5AN0	IO			DIFFIO TX R7p	DIFFOUT R7p	R20	DQ1R			
5A	VREFB5AN0	IO			DIFFIO RX R8p	DIFFOUT R8p	R19	DQ1R			
5A	VREFB5AN0	IO			DIFFIO TX R7n	DIFFOUT R7n	R21				
5A	VREFB5AN0	IO			DIFFIO RX R8n	DIFFOUT R8n	P19	DQ1R			
5B	VREFB5BN0	IO	CLK7p,FPLL_BR_FbP		DIFFIO RX R9p	DIFFOUT R9p	M16				
5B	VREFB5BN0	IO			DIFFIO TX R10p	DIFFOUT R10p	E21	DQ2R			
5B	VREFB5BN0	IO	CLK7n,FPLL_BR_FbN		DIFFIO RX R9n	DIFFOUT R9n	M17				
5B	VREFB5BN0	IO			DIFFIO TX R10n	DIFFOUT R10n	D22	DQ2R			
5B	VREFB5BN0	IO			DIFFIO RX R11p	DIFFOUT R11p	L19	DQ2R			
5B	VREFB5BN0	IO			DIFFIO TX R12p	DIFFOUT R12p	K21	DQ2R			
5B	VREFB5BN0	IO			DIFFIO RX R11n	DIFFOUT R11n	L20	DQ2R			
5B	VREFB5BN0	IO			DIFFIO TX R12n	DIFFOUT R12n	J21	DQ2R			
5B	VREFB5BN0	IO			DIFFIO RX R13p	DIFFOUT R13p	L15	DQS2R			
5B	VREFB5BN0	IO			DIFFIO TX R14p	DIFFOUT R14p	G22				
5B	VREFB5BN0	IO			DIFFIO RX R13n	DIFFOUT R13n	K15	DQSn2R			
5B	VREFB5BN0	IO			DIFFIO TX R14n	DIFFOUT R14n	G21	DQ2R			
5B	VREFB5BN0	IO			DIFFIO RX R15p	DIFFOUT R15p	L18	DQ2R			
5B	VREFB5BN0	IO			DIFFIO TX R16p	DIFFOUT R16p	G20	DQ2R			
5B	VREFB5BN0	IO			DIFFIO RX R15n	DIFFOUT R15n	K19	DQ2R			
5B	VREFB5BN0	IO			DIFFIO TX R16n	DIFFOUT R16n	H21				
5B	VREFB5BN0	IO	CLK6p		DIFFIO RX R17p	DIFFOUT R17p	L17				
5B	VREFB5BN0	IO			DIFFIO TX R18p	DIFFOUT R18p	E20	DQ3R			
5B	VREFB5BN0	IO	CLK6n		DIFFIO RX R17n	DIFFOUT R17n	K17				
5B	VREFB5BN0	IO			DIFFIO TX R18n	DIFFOUT R18n	F20	DQ3R			
5B	VREFB5BN0	IO			DIFFIO RX R19p	DIFFOUT R19p	H20	DQ3R			
5B	VREFB5BN0	IO	FPLL_BR_CLKOUT0,FPLL_BR_CLKOUTp,FPLL_BR_FB		DIFFIO TX R20p	DIFFOUT R20p	G18	DQ3R			



Pin Information for the Cyclone® V 5CEFA5 Device  
Version 1.1  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
5B	VREFB5BN0	IO			DIFFIO RX R19n	DIFFOUT R19n	H19	DQ3R			
5B	VREFB5BN0	IO	FPLL_BR_CLKOUT1,FPLL_BR_CLKOUTn		DIFFIO TX R20n	DIFFOUT R20n	G17	DQ3R			
5B	VREFB5BN0	IO			DIFFIO RX R21p	DIFFOUT R21p	K16	DQS3R			
5B	VREFB5BN0	IO			DIFFIO TX R22p	DIFFOUT R22p	F19				
5B	VREFB5BN0	IO			DIFFIO RX R21n	DIFFOUT R21n	J16	DQSn3R			
5B	VREFB5BN0	IO			DIFFIO TX R22n	DIFFOUT R22n	F18	DQ3R			
5B	VREFB5BN0	IO			DIFFIO RX R23p	DIFFOUT R23p	J17	DQ3R			
5B	VREFB5BN0	IO			DIFFIO TX R24p	DIFFOUT R24p	J19	DQ3R			
5B	VREFB5BN0	IO			DIFFIO RX R23n	DIFFOUT R23n	J18	DQ3R			
5B	VREFB5BN0	IO			DIFFIO TX R24n	DIFFOUT R24n	H18				
7A		GND					F17				
7A	VREFB7AN0	IO			DIFFIO RX T17p	DIFFOUT T17p	H16			GND	GND
7A	VREFB7AN0	IO			DIFFIO TX T18p	DIFFOUT T18p	C21	DQ1T	DQ1T	T_DM 2	T_DM 2
7A	VREFB7AN0	IO			DIFFIO RX T17n	DIFFOUT T17n	G16			GND	GND
7A	VREFB7AN0	IO			DIFFIO TX T18n	DIFFOUT T18n	C20	DQ1T	DQ1T	T_DQ 23	T_DQ 23
7A	VREFB7AN0	IO			DIFFIO RX T19p	DIFFOUT T19p	D18	DQ1T	DQ1T	T_DQ 21	T_DQ 21
7A	VREFB7AN0	IO			DIFFIO TX T20p	DIFFOUT T20p	B20	DQ1T	DQ1T	T_DQ 22	T_DQ 22
7A	VREFB7AN0	IO			DIFFIO RX T19n	DIFFOUT T19n	E17	DQ1T	DQ1T	T_DQ 20	T_DQ 20
7A	VREFB7AN0	IO			DIFFIO TX T20n	DIFFOUT T20n	B21	DQ1T	DQ1T	GND	GND
7A	VREFB7AN0	IO			DIFFIO RX T21p	DIFFOUT T21p	G15	DQS1T	DQS1T	T_DQS 2	T_DQS 2
7A	VREFB7AN0	IO			DIFFIO TX T22p	DIFFOUT T22p	B22			T_RESET#	T_RESET#
7A	VREFB7AN0	IO			DIFFIO RX T21n	DIFFOUT T21n	G14	DQSn1T	DQSn1T	T_DQS# 2	T_DQS# 2
7A	VREFB7AN0	IO			DIFFIO TX T22n	DIFFOUT T22n	A22	DQ1T	DQ1T	T_DQ 19	T_DQ 19
7A	VREFB7AN0	IO			DIFFIO RX T23p	DIFFOUT T23p	E16	DQ1T	DQ1T	T_DQ 17	T_DQ 17
7A	VREFB7AN0	IO			DIFFIO TX T24p	DIFFOUT T24p	A20	DQ1T	DQ1T	T_DQ 18	T_DQ 18
7A	VREFB7AN0	IO			DIFFIO RX T23n	DIFFOUT T23n	D17	DQ1T	DQ1T	T_DQ 16	T_DQ 16
7A	VREFB7AN0	IO			DIFFIO TX T24n	DIFFOUT T24n	A19			GND	GND
7A	VREFB7AN0	IO	CLK11p		DIFFIO RX T25p	DIFFOUT T25p	G13				
7A	VREFB7AN0	IO			DIFFIO TX T26p	DIFFOUT T26p	C19	DQ2T	DQ1T	T_DM 1	T_DM 1
7A	VREFB7AN0	IO	CLK11n		DIFFIO RX T25n	DIFFOUT T25n	F14				
7A	VREFB7AN0	IO			DIFFIO TX T26n	DIFFOUT T26n	C18	DQ2T	DQ1T	T_DQ 15	T_DQ 15
7A	VREFB7AN0	IO			DIFFIO RX T27p	DIFFOUT T27p	C16	DQ2T	DQ1T	T_DQ 13	T_DQ 13
7A	VREFB7AN0	IO			DIFFIO TX T28p	DIFFOUT T28p	B16	DQ2T	DQ1T	T_DQ 14	T_DQ 14
7A	VREFB7AN0	IO			DIFFIO RX T27n	DIFFOUT T27n	C15	DQ2T	DQ1T	T_DQ 12	T_DQ 12
7A	VREFB7AN0	IO			DIFFIO TX T28n	DIFFOUT T28n	B15	DQ2T	DQ1T	T_CKE 0	T_CKE 0
7A	VREFB7AN0	IO			DIFFIO RX T29p	DIFFOUT T29p	G12	DQS2T	DQ1T	T_DQS 1	T_DQS 1
7A	VREFB7AN0	IO			DIFFIO TX T30p	DIFFOUT T30p	A18			T_CKE 1	T_CKE 1
7A	VREFB7AN0	IO			DIFFIO RX T29n	DIFFOUT T29n	H12	DQSn2T	DQ1T	T_DQS# 1	T_DQS# 1
7A	VREFB7AN0	IO			DIFFIO TX T30n	DIFFOUT T30n	A17	DQ2T	DQ1T	T_DQ 11	T_DQ 11
7A	VREFB7AN0	IO			DIFFIO RX T31p	DIFFOUT T31p	F15	DQ2T	DQ1T	T_DQ 9	T_DQ 9
7A	VREFB7AN0	IO			DIFFIO TX T32p	DIFFOUT T32p	B18	DQ2T	DQ1T	T_DQ 10	T_DQ 10
7A	VREFB7AN0	IO			DIFFIO RX T31n	DIFFOUT T31n	E14	DQ2T	DQ1T	T_DQ 8	T_DQ 8
7A	VREFB7AN0	IO			DIFFIO TX T32n	DIFFOUT T32n	B17			GND	GND
7A	VREFB7AN0	IO	CLK10p		DIFFIO RX T33p	DIFFOUT T33p	H10				
7A	VREFB7AN0	IO			DIFFIO TX T34p	DIFFOUT T34p	A15	DQ3T		T_DM 0	T_DM 0
7A	VREFB7AN0	IO	CLK10n		DIFFIO RX T33n	DIFFOUT T33n	G11				
7A	VREFB7AN0	IO			DIFFIO TX T34n	DIFFOUT T34n	A14	DQ3T		T_DQ 7	T_DQ 7
7A	VREFB7AN0	IO			DIFFIO RX T35p	DIFFOUT T35p	D13	DQ3T		T_DQ 5	T_DQ 5
7A	VREFB7AN0	IO			DIFFIO TX T36p	DIFFOUT T36p	C14	DQ3T		T_DQ 6	T_DQ 6
7A	VREFB7AN0	IO			DIFFIO RX T35n	DIFFOUT T35n	C13	DQ3T		T_DQ 4	T_DQ 4
7A	VREFB7AN0	IO			DIFFIO TX T36n	DIFFOUT T36n	D14	DQ3T		T_ODT 1	T_ODT 1
7A	VREFB7AN0	IO			DIFFIO RX T37p	DIFFOUT T37p	H9	DQS3T		T_DQS 0	T_DQS 0
7A	VREFB7AN0	IO			DIFFIO TX T38p	DIFFOUT T38p	A13			T_ODT 0	T_ODT 0
7A	VREFB7AN0	IO			DIFFIO RX T37n	DIFFOUT T37n	G8	DQSn3T		T_DQS# 0	T_DQS# 0
7A	VREFB7AN0	IO			DIFFIO TX T38n	DIFFOUT T38n	B13	DQ3T		T_DQ 3	T_DQ 3
7A	VREFB7AN0	IO			DIFFIO RX T39p	DIFFOUT T39p	E12	DQ3T		T_DQ 1	T_DQ 1
7A	VREFB7AN0	IO			DIFFIO TX T40p	DIFFOUT T40p	B12	DQ3T		T_DQ 2	T_DQ 2
7A	VREFB7AN0	IO			DIFFIO RX T39n	DIFFOUT T39n	F12	DQ3T		T_DQ 0	T_DQ 0
7A	VREFB7AN0	IO	RZQ 2		DIFFIO TX T40n	DIFFOUT T40n	A12				
8A	VREFB8AN0	IO	CLK9p		DIFFIO RX T41p	DIFFOUT T41p	G10				
8A	VREFB8AN0	IO			DIFFIO TX T42p	DIFFOUT T42p	C11	DQ4T		T_A 0	T_CA 0
8A	VREFB8AN0	IO	CLK9n		DIFFIO RX T41n	DIFFOUT T41n	F10				
8A	VREFB8AN0	IO			DIFFIO TX T42n	DIFFOUT T42n	B11	DQ4T		T_A 1	T_CA 1
8A	VREFB8AN0	IO	FPLL_TL_CLKOUT0,FPLL_TL_CLKOUTp,FPLL_TL_FB		DIFFIO RX T43p	DIFFOUT T43p	D11	DQ4T		T_A 4	T_CA 4
8A	VREFB8AN0	IO			DIFFIO TX T44p	DIFFOUT T44p	A8	DQ4T		T_A 2	T_CA 2
8A	VREFB8AN0	IO			DIFFIO RX T43n	DIFFOUT T43n	E11	DQ4T		T_A 5	T_CA 5
8A	VREFB8AN0	IO	FPLL_TL_CLKOUT1,FPLL_TL_CLKOUTn		DIFFIO TX T44n	DIFFOUT T44n	A7	DQ4T		T_A 3	T_CA 3
8A	VREFB8AN0	IO			DIFFIO RX T45p	DIFFOUT T45p	J9	DQS4T		T_CK	T_CK
8A	VREFB8AN0	IO			DIFFIO TX T46p	DIFFOUT T46p	F8			T_A 6	T_CA 6
8A	VREFB8AN0	IO			DIFFIO RX T45n	DIFFOUT T45n	J8	DQSn4T		T_CK#	T_CK#
8A	VREFB8AN0	IO			DIFFIO TX T46n	DIFFOUT T46n	E7	DQ4T		T_A 7	T_CA 7
8A	VREFB8AN0	IO			DIFFIO RX T47p	DIFFOUT T47p	C10	DQ4T		T_BA 1	



Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
8A	VREFB8A0	IO			DIFFIO TX T48p	DIFFOUT T48p	C6	DQ4T		T BA 0	
8A	VREFB8A0	IO			DIFFIO RX T47n	DIFFOUT T47n	C9	DQ4T		T BA 2	
8A	VREFB8A0	IO			DIFFIO TX T48n	DIFFOUT T48n	D7			GND	GND
8A	VREFB8A0	IO	CLK8p,FPLL_TL_FBp		DIFFIO RX T49p	DIFFOUT T49p	K7				
8A	VREFB8A0	IO			DIFFIO TX T50p	DIFFOUT T50p	A10	DQ5T		T CAS#	
8A	VREFB8A0	IO	CLK8n,FPLL_TL_FBn		DIFFIO RX T49n	DIFFOUT T49n	J7				
8A	VREFB8A0	IO			DIFFIO TX T50n	DIFFOUT T50n	A9	DQ5T		T RAS#	
8A	VREFB8A0	IO			DIFFIO RX T51p	DIFFOUT T51p	D9	DQ5T		T A 8	T CA 8
8A	VREFB8A0	IO			DIFFIO TX T52p	DIFFOUT T52p	B6	DQ5T		T A 10	
8A	VREFB8A0	IO			DIFFIO RX T51n	DIFFOUT T51n	D8	DQ5T		T A 9	T CA 9
8A	VREFB8A0	IO			DIFFIO TX T52n	DIFFOUT T52n	B5	DQ5T		T A 11	
8A	VREFB8A0	IO			DIFFIO RX T53p	DIFFOUT T53p	H8	DQS5T		T CS# 0	T CS# 0
8A	VREFB8A0	IO			DIFFIO TX T54p	DIFFOUT T54p	C8			T A 12	
8A	VREFB8A0	IO			DIFFIO RX T53n	DIFFOUT T53n	G7	DQS5T		T CS# 1	T CS# 1
8A	VREFB8A0	IO			DIFFIO TX T54n	DIFFOUT T54n	B8	DQ5T		T A 13	
8A	VREFB8A0	IO			DIFFIO RX T55p	DIFFOUT T55p	H6	DQ5T		T A 14	
8A	VREFB8A0	IO			DIFFIO TX T56p	DIFFOUT T56p	E6	DQ5T		T WE#	
8A	VREFB8A0	IO			DIFFIO RX T55n	DIFFOUT T55n	G6	DQ5T		T A 15	
8A	VREFB8A0	IO			DIFFIO TX T56n	DIFFOUT T56n	F7			GND	GND
9A		MSEL0		MSEL0			L6				
9A		CONF_DONE		CONF_DONE			J6				
9A		MSEL1		MSEL1			K6				
9A		nSTATUS		nSTATUS			G5				
9A		nCE		nCE			H5				
9A		MSEL2		MSEL2			A2				
9A		MSEL3		MSEL3			E5				
9A		nCONFIG		nCONFIG			A4				
9A		MSEL4		MSEL4			C5				
9A		GND					F3				
		GND					G4				
		GND					F5				
		GND					V4				
		GND					U4				
		GND					F21				
		GND					AB19				
		GND					AB2				
		GND					AB1				
		GND					AA16				
		GND					AA11				
		GND					AA4				
		GND					AA3				
		GND					Y13				
		GND					Y8				
		GND					Y5				
		GND					Y2				
		GND					Y1				
		GND					W20				
		GND					W4				
		GND					W3				
		GND					V22				
		GND					V17				
		GND					V2				
		GND					V1				
		GND					U19				
		GND					U14				
		GND					U9				
		GND					U5				
		GND					U3				
		GND					T11				
		GND					T2				
		GND					T1				
		GND					R13				
		GND					R3				
		GND					P10				
		GND					P4				
		GND					P2				
		GND					P1				
		GND					N22				
		GND					N15				
		GND					N13				
		GND					N11				
		GND					N7				





Pin Information for the Cyclone® V 5CEFA5 Device  
Version 1.1  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		GND					N5				
		GND					N3				
		GND					M19				
		GND					M14				
		GND					M12				
		GND					M9				
		GND					M4				
		GND					M2				
		GND					M1				
		GND					L16				
		GND					L13				
		GND					L11				
		GND					L5				
		GND					L3				
		GND					K14				
		GND					K12				
		GND					K10				
		GND					K8				
		GND					K4				
		GND					K2				
		GND					K1				
		GND					J20				
		GND					J15				
		GND					J13				
		GND					J11				
		GND					J5				
		GND					J3				
		GND					H14				
		GND					H4				
		GND					H3				
		GND					H2				
		GND					H1				
		GND					G9				
		GND					G3				
		GND					F16				
		GND					F11				
		GND					F6				
		GND					F2				
		GND					F1				
		GND					E13				
		GND					E4				
		GND					E3				
		GND					D20				
		GND					D10				
		GND					D5				
		GND					D2				
		GND					D1				
		GND					C22				
		GND					C17				
		GND					C7				
		GND					C4				
		GND					C3				
		GND					B14				
		GND					B2				
		GND					B1				
		GND					A21				
		GND					A11				
		GND					A5				
		VCC					J14				
		VCC					P15				
		VCC					P13				
		VCC					P11				
		VCC					N14				
		VCC					N12				
		VCC					M15				
		VCC					M13				
		VCC					M11				
		VCC					L14				
		VCC					L12				
		VCC					L10				
		VCC					K13				
		VCC					K11				



Pin Information for the Cyclone® V 5CEFA5 Device  
Version 1.1  
Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		VCC					K9				
		VCC					J12				
		VCC					J10				
		VCC					H15				
		VCC					H13				
		VCC					H11				
		VCC					P3				
		VCC					K3				
		VCC					L4				
		VCC					N4				
		VCC					K5				
		VCC					J4				
		DNU					B3				
		DNU					B4				
		DNU					D21				
		DNU					E10				
		VCCPGM					Y6				
		VCCPGM					U20				
		VCCPGM					B7				
		VCCBAT					A3				
		VCCIO3A					T6				
		VCCIO3A					AA6				
		VCCIO3B					V7				
		VCCIO3B					AB9				
		VCCIO3B					W10				
		VCCIO3B					R8				
		VCCIO4A					T16				
		VCCIO4A					AB14				
		VCCIO4A					AA21				
		VCCIO4A					Y18				
		VCCIO4A					W15				
		VCCIO4A					V12				
		VCCIO5A					T21				
		VCCIO5A					R18				
		VCCIO5B					H22				
		VCCIO5B					P20				
		VCCIO5B					N17				
		VCCIO5B					L21				
		VCCIO5B					K18				
		VCCIO5B					G19				
		VCCIO7A					B19				
		VCCIO7A					H17				
		VCCIO7A					E18				
		VCCIO7A					D15				
		VCCIO7A					C12				
		VCCIO7A					A16				
		VCCIO8A					E8				
		VCCIO8A					H7				
		VCCIO8A					B9				
		VCCIO8A					A6				
		VCCPD3A					V6				
		VCCPD3B4A					V16				
		VCCPD3B4A					W9				
		VCCPD3B4A					V14				
		VCCPD3B4A					V10				
		VCCPD5A					P17				
		VCCPD5B					N19				
		VCCPD5B					M18				
		VCCPD7A8A					F13				
		VCCPD7A8A					F9				
		VCCPD7A8A					E15				
		VCCPD7A8A					E9				
3A	VREFB3AN0	VREFB3AN0					W6				
3B	VREFB3BN0	VREFB3BN0					AB12				
4A	VREFB4AN0	VREFB4AN0					AA14				
5A	VREFB5AN0	VREFB5AN0					V21				
5B	VREFB5BN0	VREFB5BN0					K20				
7A	VREFB7AN0	VREFB7AN0					D16				
8A	VREFB8AN0	VREFB8AN0					B10				
		NC					AB3				
		NC					V11				
		NC					P22				



**Pin Information for the Cyclone® V 5CEFA5 Device**  
**Version 1.1**  
**Note (1)**

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	U484	DQS for X8	DQS for X16	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2
		NC					P21				
		NC					P18				
		NC					P16				
		NC					N21				
		NC					N20				
		NC					N18				
		NC					N16				
		NC					M22				
		NC					M21				
		NC					M20				
		NC					L22				
		NC					K22				
		NC					J22				
		NC					F22				
		NC					E22				
		NC					C2				
		NC					C1				
		NC					G2				
		NC					G1				
		NC					L2				
		NC					L1				
		NC					R2				
		NC					R1				
		NC					W2				
		NC					W1				
		NC					AA2				
		NC					AA1				
		NC					D3				
		NC					D4				
		NC					E1				
		NC					E2				
		NC					J1				
		NC					J2				
		NC					N1				
		NC					N2				
		NC					U1				
		NC					U2				
		NC					Y3				
		NC					Y4				
		RREF TL					A1				
		VCCA_FPLL					T4				
		VCCA_FPLL					F4				
		VCCA_FPLL					U18				
		VCCA_FPLL					E19				
		VCCA_FPLL					T3				
		VCCA_FPLL					M3				
		VCC_AUX					D6				
		VCC_AUX					D12				
		VCC_AUX					D19				
		VCC_AUX					W19				
		VCC_AUX					AA12				
		VCC_AUX					AB5				

Notes:  
(1) For more information about pin definition and pin connection guidelines, refer to the [Cyclone V Device Family Pin Connection Guidelines](#).  
(2) RESET pin is only applicable for DDR3 device.



**Pin Information for the Cyclone® V 5CEFA5 Device  
Version 1.1**

<b>Version Number</b>	<b>Date</b>	<b>Changes Made</b>
1.0	11/29/2012	Initial release.
1.1	7/4/2013	- Added M383 package. - Updated the column from "HMC Pin Assignment for DDR3" to "HMC Pin Assignment for DDR3/DDR2". - Added note to the "HMC Pin Assignment for DDR3/DDR2" column.