Stratix III FPGAs

Bring your ideas to life.

It's a jungle out there. Give your ideas life with a device that puts your designs at the top of the food chain. Cheetah-like speed, elephant-sized memory, and power that adapts to performance like a chameleon to its environment.

Rule the jungle with Altera's Stratix III FPGAs. After all, natural selection doesn't just apply to nature.
Rule the jungle with confidence

High-end designs are getting more complex—and the competition is getting fierce in your rapidly changing marketplace. To stay at the top of the food chain, you need a solution that addresses all your design and business challenges, anticipates the unforeseen, and helps you win in your market.

Altera’s Stratix® III FPGAs are designed precisely to help you to do all this and more. We’re addressing your applications’ increased levels of integration and complexity with higher densities and performance, while decreasing power consumption. At the same time our development tools provide the industry’s highest productivity. With Stratix III FPGAs, you can design with confidence.

The foundation for your next design

The Stratix III family’s advanced features boost the functionality of your high-performance systems, giving you an edge over your competition.

While designing with Stratix III FPGAs, you’ll experience the industry’s highest productivity and performance benefits with our Quartus® II software. Quartus II software incorporates embedded and DSP system integration tools, incremental compilation, power optimization, and even board planning so you can finish your designs faster. In addition, Quartus II software works seamlessly with third-party tools.

To help you take advantage of advanced Stratix III features and to get to market faster, we also offer flexible, optimized, pre-packaged intellectual property (IP) cores for common system and connectivity functions.

And when you’re ready to move to high volume, we have the industry’s only risk-free path from a high-end FPGA to high-volume structured ASICs. HardCopy® structured ASICs give you the most cost-effective solution for high-volume production requirements.

By choosing Altera as your FPGA supplier, you can be confident that you’re choosing a partner who you can trust every step of the way, from prototype to production, with the industry’s best track record of delivering high-quality products on schedule and in volume.

Extending performance leadership

Altera continues to lead the industry in performance with the Stratix III family.

• 25 percent higher performance over previous-generation devices
• At least one speed grade faster than the nearest competing devices
• Internal clock speed of up to 600 MHz
• Quartus II software with the ASIC-strength TimeQuest timing analysis tool maximizes performance.
• Migrating your design to HardCopy structured ASICs allows further performance enhancements.
Minimize your design’s power consumption

Meet your design specs and keep power under control with our suite of low-power features.

Programmable Power Technology

Programmable Power Technology uses your design information to minimize power consumption for every programmable logic array block (LAB), DSP block, and memory block. Quartus II software automatically analyzes your design and identifies the performance needs of each block. While most logic, including unused logic, is set to a new low-power mode, the high-performance, timing-critical blocks are set to high-speed mode. Programmable Power Technology ensures the highest performance and lowest power consumption possible for your design.

Selectable core voltage

Selectable core voltage, another Stratix III power feature, gives you the option of using either 1.1-V or 0.9-V core voltage. Designs needing the highest performance use the 1.1-V core voltage, while designs requiring minimum power consumption can choose to use the 0.9-V core voltage.

Quartus II PowerPlay power optimization

The Quartus II PowerPlay power optimization tool keeps total power to a minimum. Since 2005, we’ve offered advanced power optimization capabilities in our Quartus II software, and its value was proven in our customers’ designs—contributing to an average 25 percent reduction in dynamic power. Since then, we’ve continued to improve PowerPlay, adding intelligent decision making in synthesis, placement, and routing. PowerPlay also provides accurate power estimation early in the design process, detailed power analysis reports, and an automated power advisor. Working together with Programmable Power Technology in the Stratix III silicon, PowerPlay keeps your design’s power consumption to a minimum.

Stratix III architecture

Based on the successful Stratix II architecture, we built Stratix III FPGAs to address your high-end system requirements. Stratix III devices include adaptive logic modules (ALMs) and high-performance, flexible memory and DSP blocks to meet your system’s most demanding requirements. The I/O banks and external memory interfaces make designing your boards easier, and design security features keep your designs secure.

Stratix III features include:
- Up to 340K equivalent logic elements, 17 Mbits of memory, and 576 multipliers in the L variant—for the industry’s biggest FPGAs
- 25 percent higher performance and 50 percent lower power than prior-generation FPGAs
- Up to 896 18-bit x 18-bit multipliers operating at 550 MHz in the E variant
- Up to 24 high-performance I/O banks
- Best-in-class signal integrity

Stratix III E EP3SE50 floorplan

Programmable Power Technology gives you maximum performance where you need it and the lowest power everywhere else.
**Flexible, efficient ALMs**

Stratix III devices are based on the innovative adaptive logic modules that Altera introduced in 2004 with Stratix II FPGAs. ALMs are based on our patented eight-input “fracturable” look-up table (LUT) with two dedicated adders and two registers.

Fracturable LUTs allow ALMs to pack more functionality into the same amount of logic. ALMs can implement six-input functions, some seven-input functions, or multiple other combinations of functions with varying numbers of inputs. ALMs are the basis of the industry’s most efficient and highest-performance logic architecture.

**ALM details:**

- 2:1 register-to-LUT ratio in ALMs ensures that the FPGA is not register-limited for register-rich designs.
- For DSP applications, ALMs include two dedicated adders capable of two-bit additions, or a single ternary adder for advanced arithmetic computations.
- Ten ALMs in a single LAB can be converted into a 640-bit MLAB memory block to get more data ports for greater memory bandwidth.

**TriMatrix memory for the perfect fit**

TriMatrix memory is more flexible and efficient and provides higher memory bandwidth than any other FPGA memory architecture. Stratix III TriMatrix memory includes three sizes of memory blocks: MLAB blocks, M9K blocks, and M144K blocks.

**TriMatrix memory details:**

- Provides up to 17 Mbits of memory performing at over 600 MHz
- Includes features such as dual-port RAM mode, error correction coding (ECC), and low-power mode
- Stratix III E devices include the most memory and DSP blocks for memory-intensive applications.

**TriMatrix memory**

- **More bits for larger memory buffering**
  - MLAB
  - M9K
  - M144K
- **More data ports for greater memory bandwidth**
  - 640 bits per block
  - Up to 6,750 blocks
  - Shift registers, small FIFO buffers, filter delay lines
  - 9,216 bits per block
  - Up to 1,144 blocks
  - General-purpose applications, packet headers, cell buffers
  - 147,456 bits per block
  - Up to 48 blocks
  - Processor code storage, packet or video frame buffers

**Notes:**

1. Stratix III ALM can implement a subset of 7-input functions
2. Must have the same logical function
Highest-performance digital signal processing
For the highest-performance, most silicon-efficient programmable DSP functions, Stratix III FPGAs include DSP blocks with twice the multiplier capabilities of competing devices. These DSP blocks deliver up to 60 times more multiplier/accumulator processing performance than the industry’s highest-performance DSP processors with lower power, lower cost, and smaller board space for equivalent processing capability. For DSP-intensive applications, the Stratix III E devices include the most DSP and memory blocks in the family.

In addition, we provide application-optimized IP (such as our Nios® II embedded processors and DSP IP) and development tools (DSP Builder, SOPC Builder, and C2H Compiler) to make your video and imaging, baseband, intermediate frequency, and encryption applications easier to design.

DSP block details:
- Variable bit-width multipliers, adders/accumulators, pipeline registers, and other arithmetic operations
- Up to 896 18-bit x 18-bit multipliers capable of operating at up to 550 MHz

High-performance external memory interfaces
Stratix III I/O banks support existing and emerging high-performance external memory standards. Our free self-calibrating soft IP core takes advantage of Stratix III I/O features and, along with the Quartus II TimeQuest timing analysis tool, provides a total solution for reliable high-frequency operation across process, voltage, and temperature (PVT).

Flexible I/O banks
Stratix III I/O banks give you high performance, high flexibility, and superior signal integrity when using multiple I/O standards and voltages. These modular I/O banks simplify your board layout and device migration while giving your design greater pin efficiency.

I/O bank details:
- Supports over 40 I/O standards
- Up to 24 independent banks per device
- LVDS operation and DQ/DQS pins supported on all I/O banks
- Timing analysis, pin planning, and signal integrity tools provide ease-of-use and rapid integration.

I/O banks
Best-in-class differential signaling support
- Up to 132 full-duplex 1.25-Gbps LVDS channels (132 transmit and 132 receive)
- Hard dynamic phase alignment (DPA) block with SERDES and clock forwarding capability for soft clock-data recovery (CDR)
- Programmable pre-emphasis and programmable voltage output differential (V_OU)
- Calibrated differential on-chip termination

Best-in-class single-ended I/O support
- Programmable slew rate and drive strength
- Calibrated serial, parallel, and dynamic on-chip termination
- Programmable trace-length mismatch compensation

Best-in-class signal integrity
- 8:1:1 user I/O to power/ground ratio
- On-die and on-package decoupling

Stratix III external memory interfaces

<table>
<thead>
<tr>
<th>Memory standard</th>
<th>I/O standard</th>
<th>Maximum clock speed (MHz)</th>
<th>Maximum data rate (Mbps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDR SDRAM</td>
<td>SSTL-2</td>
<td>200</td>
<td>400</td>
</tr>
<tr>
<td>DDR2 SDRAM</td>
<td>SSTL-1.8</td>
<td>400</td>
<td>800</td>
</tr>
<tr>
<td>DDR3</td>
<td>SSTL-1.5</td>
<td>400</td>
<td>800</td>
</tr>
<tr>
<td>QDRII</td>
<td>1.8-V/1.5-V HSTL</td>
<td>350</td>
<td>1,400</td>
</tr>
<tr>
<td>QDRII +</td>
<td>1.8-V/1.5-V HSTL</td>
<td>350</td>
<td>1,400</td>
</tr>
<tr>
<td>RLDRAMII</td>
<td>1.8-V HSTL</td>
<td>400</td>
<td>800</td>
</tr>
</tbody>
</table>
Built-in design security
To protect your designs against copying, reverse engineering, and tampering, Stratix III FPGAs feature built-in configuration bit-stream encryption.

Design security details:
• AES encryption with FIPS-197 certification
• 256-bit key length
• Industry’s only design security solution with both volatile and non-volatile key options. The volatile key is reprogrammable, and the non-volatile key is more practical, easy to use and low cost.
• Support for a variety of applications, including military anti-tampering and IP protection for ASSP and IP vendors.

Stratix III family details

Overview

<table>
<thead>
<tr>
<th>Stratix III variant</th>
<th>Device</th>
<th>ALMs</th>
<th>Equivalent LEs</th>
<th>Registers</th>
<th>M9K blocks</th>
<th>M144K blocks</th>
<th>Embedded memory (bits)</th>
<th>MLAB (bits)</th>
<th>Maximum 18-bit x 18-bit multipliers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stratix III L</td>
<td>EP3SL50</td>
<td>19,000</td>
<td>47,500</td>
<td>38,000</td>
<td>108</td>
<td>6</td>
<td>1.8M</td>
<td>0.6M</td>
<td>216</td>
</tr>
<tr>
<td></td>
<td>EP3SL70</td>
<td>27,000</td>
<td>67,500</td>
<td>54,000</td>
<td>150</td>
<td>6</td>
<td>2.2M</td>
<td>0.9M</td>
<td>288</td>
</tr>
<tr>
<td></td>
<td>EP3SL110</td>
<td>42,600</td>
<td>106,500</td>
<td>85,200</td>
<td>275</td>
<td>12</td>
<td>4.2M</td>
<td>1.3M</td>
<td>288</td>
</tr>
<tr>
<td></td>
<td>EP3SL150</td>
<td>56,800</td>
<td>142,000</td>
<td>113,600</td>
<td>355</td>
<td>16</td>
<td>5.5M</td>
<td>1.8M</td>
<td>384</td>
</tr>
<tr>
<td></td>
<td>EP3SL200</td>
<td>79,560</td>
<td>198,900</td>
<td>159,120</td>
<td>468</td>
<td>24</td>
<td>7.7M</td>
<td>2.5M</td>
<td>576</td>
</tr>
<tr>
<td></td>
<td>EP3SE2601</td>
<td>101,760</td>
<td>254,400</td>
<td>203,520</td>
<td>864</td>
<td>48</td>
<td>14.6M</td>
<td>3.2M</td>
<td>768</td>
</tr>
<tr>
<td></td>
<td>EP3SL340</td>
<td>135,200</td>
<td>338,000</td>
<td>270,400</td>
<td>1,144</td>
<td>48</td>
<td>17.2M</td>
<td>4.2M</td>
<td>768</td>
</tr>
<tr>
<td>Stratix III E</td>
<td>EP3SE50</td>
<td>19,000</td>
<td>47,500</td>
<td>38,000</td>
<td>400</td>
<td>12</td>
<td>5.3M</td>
<td>0.6M</td>
<td>384</td>
</tr>
<tr>
<td></td>
<td>EP3SE80</td>
<td>32,000</td>
<td>80,000</td>
<td>64,000</td>
<td>495</td>
<td>12</td>
<td>6.2M</td>
<td>1.0M</td>
<td>672</td>
</tr>
<tr>
<td></td>
<td>EP3SE110</td>
<td>42,600</td>
<td>106,500</td>
<td>85,200</td>
<td>639</td>
<td>16</td>
<td>8.0M</td>
<td>1.3M</td>
<td>896</td>
</tr>
<tr>
<td></td>
<td>EP3SE2602</td>
<td>101,760</td>
<td>254,400</td>
<td>203,520</td>
<td>864</td>
<td>48</td>
<td>14.6M</td>
<td>3.2M</td>
<td>768</td>
</tr>
</tbody>
</table>

Notes: 1 For Stratix III GX details, please contact your sales representative.
2 This is the base core logic register count. An ALM can support three registers when used in LUTREG mode, which can increase the total register count by 50 percent.
3 EP3SE260 FPGAs are the optimum solution for both logic (Stratix III L) and DSP/memory (Stratix III E) applications at this density.

Packaging

<table>
<thead>
<tr>
<th>Stratix III variant</th>
<th>Device</th>
<th>484-pin FBGA*</th>
<th>780-pin FBGA*</th>
<th>1,152-pin FBGA*</th>
<th>1,517-pin FBGA*</th>
<th>1,760-pin FBGA*</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stratix III L</td>
<td>EP3SL50, EP3SL70</td>
<td>288</td>
<td>480</td>
<td>736</td>
<td>864</td>
<td>1,104</td>
</tr>
<tr>
<td></td>
<td>EP3SL110, EP3SL150</td>
<td>480</td>
<td>736</td>
<td>864</td>
<td>960</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EP3SL200</td>
<td></td>
<td>736</td>
<td>864</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>EP3SE260</td>
<td></td>
<td>736</td>
<td>960</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>EP3SL340</td>
<td></td>
<td></td>
<td>960</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Stratix III E</td>
<td>EP3SE50</td>
<td>288</td>
<td>480</td>
<td>736</td>
<td>960</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EP3SE80, EP3SE110</td>
<td>480</td>
<td></td>
<td>736</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>EP3SE260</td>
<td></td>
<td></td>
<td>736</td>
<td>960</td>
<td></td>
</tr>
</tbody>
</table>

*FBGA: FineLine BGA (FlipChip)
Easy migration to low-cost, high-volume production

After you’ve developed your design and tested it in-system, we offer migration to lower-cost and lower-power HardCopy structured ASICs for high-volume production. Because HardCopy devices are functionally equivalent to the FPGA, we guarantee delivery of socket-compatible silicon based on the FPGA prototype, with minimal effort on your part. Altera is the only supplier able to offer this guaranteed, low-risk path to low-cost volume production.

Maximize productivity with Quartus II software

Silicon alone is nothing without easy-to-use software. Quartus II software delivers the industry’s highest productivity and performance features for the smoothest design process.

Using Quartus II software, you’ll exceed your performance goals, complete your design faster, and meet power budgets for your Stratix III designs. Advanced place-and-route technology, physical synthesis, and the TimeQuest timing analyzer help you close timing—fast. Using the industry’s first and most comprehensive incremental compilation feature, you’ll reduce your design cycle with shorter compile times and more design iterations. Finally, PowerPlay power analysis and optimization technology will automatically minimize your design’s power consumption.

Simple system integration

You can implement an entire system on Stratix III FPGAs to lower your costs, achieve higher performance, increase flexibility, and reduce your design time—and Quartus II software makes that system integration easier.

Our industry-leading embedded and DSP system design tools, including SOPC Builder, C2H Compiler, and DSP Builder, automate your system design from front to back. With these tools, you can include a wide array of IP cores (including the Nios II embedded processor, memory controllers, interface controllers, and a variety of application-specific cores), customize them to your application, and connect them—automatically generating hardware, software, and simulation models for your custom application.

Convenient training

Whether you’re an experienced FPGA designer or new to FPGAs, our online or instructor-led training can help you get your design started. These courses teach you the most efficient FPGA design techniques, how to create high-quality Stratix III systems, and tips to get your product to market as fast as possible.

Design with confidence

Altera is committed to your success. Our operational excellence results in world-class quality and delivery of leading-edge programmable logic technology. Our history of on-time new product rollouts, including the Stratix, Stratix II, and Stratix II GX FPGAs, can give you confidence that when you’re ready to go to production, we’ll be there with you.

“One significant factor in our selection of Stratix II GX FPGAs for our products was Altera’s solid operational track record of delivering functional devices on time and as promised. Stratix II GX devices provide data rates of over 4 Gbps per channel in our systems, enabling our products to shorten image-generation time without compromising diagnostic detail, and helping us to maintain our worldwide leadership in medical imaging.”

— Stefan Pflaum
Head of Research and Development
Computed Tomography, SIEMENS AG

Take the next step

Visit www.altera.com/stratix3 to read detailed product information, view net seminars and online demos, find sales and distributor contacts, and more. You can also download Quartus II software to design Stratix III FPGAs.

Start your next successful design today!