

# Avalon Verification IP Suite

User Guide



Subscribe



Send Feedback

**UG-01073**  
2015.06.04

101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)



# Contents

<b>Introduction to Avalon Verification IP Suite .....</b>	<b>1-1</b>
Advantages of Using BFM and Monitors .....	1-1
BFM Implementation .....	1-1
Application Programming Interface .....	1-3
Application Example of BFM .....	1-4
<b>Clock Source BFM .....</b>	<b>2-1</b>
Parameters .....	2-1
Clock Source API.....	2-1
Clock_stop() .....	2-1
get_run_state() .....	2-2
get_version() .....	2-2
<b>Reset Source BFM .....</b>	<b>3-1</b>
Parameters .....	3-1
Reset Source API.....	3-1
reset_deassert .....	3-2
get_version() .....	3-2
<b>Avalon Interrupt Source and Interrupt Sink BFM .....</b>	<b>4-1</b>
Parameters .....	4-1
Interrupt Source and Sink API.....	4-2
get_irq() .....	4-2
get_version() .....	4-2
set_irq() .....	4-3
<b>Avalon-MM Master BFM .....</b>	<b>5-1</b>
Timing .....	5-2
Block Diagram .....	5-5
Parameters .....	5-6
Avalon-MM Master BFM API.....	5-9
event_all_transactions_complete() .....	5-9
event_command_issued().....	5-10
event_max_command_queue_size() .....	5-10
event_min_command_queue_size() .....	5-10
event_read_response_complete() .....	5-11
event_response_complete() .....	5-11
event_write_response_complete().....	5-11
get_command_issued_queue_size() .....	5-11

get_command_pending_queue_size()	5-12
get_read_response_queue_size()	5-12
get_response_address()	5-12
get_response_byte_enable()	5-13
get_response_burst_size()	5-13
get_response_data()	5-13
get_response_latency()	5-14
get_response_queue_size()	5-14
get_response_read_id()	5-14
get_response_read_response()	5-15
get_response_request()	5-15
get_response_wait_time()	5-15
get_response_write_id()	5-16
get_response_write_response()	5-16
get_write_response_queue_size()	5-16
get_version()	5-17
init()	5-17
pop_response()	5-17
push_command()	5-18
set_clken()	5-18
set_command_address()	5-18
set_command_arbiterlock()	5-19
set_command_byte_enable()	5-19
set_command_burst_count()	5-19
set_command_burst_size()	5-20
set_command_data()	5-20
set_command_debugaccess()	5-20
set_command_idle()	5-21
set_command_init_latency()	5-21
set_command_lock()	5-21
set_command_request()	5-22
set_command_timeout()	5-22
set_command_transaction_id()	5-22
set_command_write_response_request()	5-23
set_max_command_queue_size()	5-23
set_min_command_queue_size()	5-23
set_response_timeout()	5-24
signal_all_transactions_complete	5-24
signal_command_issued	5-24
signal_fatal_error	5-24
signal_max_command_queue_size	5-25
signal_min_command_queue_size	5-25
signal_read_response_complete	5-25
signal_response_complete	5-26
signal_write_response_complete	5-26
<b>Avalon-MM Slave BFM</b>	<b>6-1</b>
Timing	6-2

Block Diagram .....	6-6
Parameters .....	6-8
Avalon-MM Slave BFM API.....	6-10
event_command_received() .....	6-10
event_response_issued() .....	6-11
event_max_response_queue_size() .....	6-11
event_min_response_queue_size() .....	6-11
get_clken() .....	6-12
get_command_address() .....	6-12
get_command_arbiterlock() .....	6-12
get_command_burst_count() .....	6-12
get_command_burst_cycle() .....	6-13
get_command_byte_enable() .....	6-13
get_command_data() .....	6-14
get_command_debugaccess() .....	6-14
get_command_queue_size() .....	6-14
get_command_lock() .....	6-15
get_command_request() .....	6-15
get_command_transaction_id() .....	6-15
get_command_write_response_request() .....	6-15
get_pending_read_latency_cycle() .....	6-16
get_pending_write_latency_cycle() .....	6-16
get_response_queue_size() .....	6-16
vget_slave_bfm_status .....	6-17
get_version() .....	6-17
init() .....	6-17
pop_command() .....	6-18
push_response() .....	6-18
set_command_transaction_mode() .....	6-18
set_interface_wait_time() .....	6-19
vset_max_response_queue_size() .....	6-19
set_min_response_queue_size() .....	6-19
set_read_response_id() .....	6-20
set_read_response_status() .....	6-20
set_response_burst_size() .....	6-20
set_response_data() .....	6-21
set_response_latency() .....	6-21
set_response_request() .....	6-22
set_response_timeout() .....	6-22
set_write_response_id() .....	6-22
set_write_response_status() .....	6-23
signal_command_received() .....	6-23
signal_error_exceed_max_pending_reads .....	6-23
signal_max_response_queue_size .....	6-24
signal_min_command_queue_size .....	6-24
signal_fatal_error .....	6-24
signal_response_issued .....	6-24

<b>Avalon-MM Monitor .....</b>	<b>7-1</b>
Parameters .....	7-2
Avalon-MM Monitor Assertion Checking API .....	7-5
set_enable_a_address_align_with_data_width() .....	7-5
set_enable_a_beginbursttransfer_exist() .....	7-5
set_enable_a_beginbursttransfer_legal() .....	7-6
set_enable_a_beginbursttransfer_single_cycle() .....	7-6
set_enable_a_begintransfer_exist() .....	7-6
set_enable_a_begintransfer_legal() .....	7-7
set_enable_a_begintransfer_single_cycle() .....	7-7
set_enable_a_burst_legal() .....	7-7
set_enable_a_byteenable_legal() .....	7-8
set_enable_a_constant_during_burst() .....	7-8
set_enable_a_constant_during_clk_disabled() .....	7-8
set_enable_a_constant_during_waitrequest() .....	7-9
set_enable_a_exclusive_read_write() .....	7-9
set_enable_a_half_cycle_reset_legal() .....	7-9
set_enable_a_less_than_burstcount_max_size() .....	7-10
set_enable_a_less_than_maximumpendingreadtransactions() .....	7-10
set_enable_a_no_readdatavalid_during_reset() .....	7-10
set_enable_a_no_read_during_reset() .....	7-11
set_enable_a_no_write_during_reset() .....	7-11
set_enable_a_readid_sequence() .....	7-11
set_enable_a_read_response_sequence() .....	7-12
set_enable_a_read_response_timeout() .....	7-12
set_enable_a_register_incoming_signals() .....	7-12
set_enable_a_waitrequest_during_reset() .....	7-13
set_enable_a_waitrequest_timeout() .....	7-13
set_enable_a_write_burst_timeout() .....	7-13
set_enable_a_writeid_sequence() .....	7-14
Coverage Group .....	7-14
Transaction Monitoring .....	7-24
<b>Avalon-ST Source BFM .....</b>	<b>8-1</b>
Timing .....	8-1
Block Diagram .....	8-2
Parameters .....	8-3
Avalon-ST Source API.....	8-5
event_min_transaction_queue_size() .....	8-5
event_response_done() .....	8-5
event_src_driving_transaction() .....	8-6
event_src_not_ready() .....	8-6
event_src_ready() .....	8-6
event_src_transaction_complete() .....	8-6
get_response_latency() .....	8-7
get_response_queue_size() .....	8-7

get_src_ready()	8-7
get_src_transaction_complete()	8-8
get_transaction_queue_size()	8-8
get_version()	8-8
init()	8-9
pop_response()	8-9
push_transaction()	8-9
set_max_transaction_queue_size()	8-9
set_min_transaction_queue_size()	8-10
set_response_timeout()	8-10
set_transaction_channel()	8-10
set_transaction_data()	8-11
set_transaction_idles()	8-11
set_transaction_eop()	8-11
set_transaction_empty()	8-12
set_transaction_error()	8-12
set_transaction_sop()	8-12
signal_fatal_error	8-13
signal_max_transaction_queue_size	8-13
signal_min_transaction_queue_size	8-13
signal_response_done	8-13
signal_src_driving_transaction	8-14
signal_src_not_ready	8-14
signal_src_ready	8-14
signal_src_transaction_complete	8-15

## **Avalon-ST Sink BFM ..... 9-1**

Timing	9-1
Block Diagram	9-2
Parameters	9-3
Application Program Interface	9-5
event_sink_ready_assert()	9-5
event_sink_ready_deassert()	9-5
get_transaction_channel()	9-5
get_transaction_data()	9-6
get_transaction_idles()	9-6
get_transaction_eop()	9-6
get_transaction_empty()	9-7
get_transaction_error()	9-7
get_transaction_queue_size()	9-7
get_transaction_sop()	9-8
get_version()	9-8
init()	9-8
pop_transaction()	9-8
set_ready()	9-9
signal_fatal_error	9-9
signal_sink_ready_assert	9-9
signal_sink_ready_deassert	9-10

signal_transaction_received .....	9-10
<b>Avalon-ST Monitor .....</b>	<b>10-1</b>
Parameters .....	10-2
Avalon-ST Monitor Assertion Checking API.....	10-3
set_enable_a_empty_legal() .....	10-3
set_enable_a_less_than_max_channel() .....	10-3
set_enable_a_no_data_outside_packet() .....	10-4
set_enable_a_non_missing_endofpacket() .....	10-4
set_enable_a_non_missing_startofpacket() .....	10-4
set_enable_a_valid_legal() .....	10-5
Coverage Group .....	10-5
Transaction Monitoring .....	10-14
<b>Conduit BFM .....</b>	<b>11-1</b>
Parameters .....	11-2
Conduit BFM API.....	11-2
event_reset_asserted .....	11-3
get_<role name>().....	11-3
get_version() .....	11-3
set_<role name>() .....	11-4
set_<role name>_oe() .....	11-4
signal_input_<role name>_change .....	11-4
<b>Tri-State Conduit BFM.....</b>	<b>12-1</b>
Parameters .....	12-2
Tri-State Conduit BFM API.....	12-2
event_interface_granted() .....	12-2
event_grant_deasserted_while_request_remain_asserted .....	12-3
event_max_transaction_queue_size() .....	12-3
event_min_transaction_queue_size() .....	12-3
get_input_transaction_queue_size().....	12-4
get_output_transaction_queue_size() .....	12-4
get_transaction_<role name>_in() .....	12-4
get_transaction_latency() .....	12-5
get_version() .....	12-5
pop_transaction() .....	12-5
push_transaction() .....	12-5
set_max_transaction_queue_size() .....	12-6
set_min_transaction_queue_size() .....	12-6
set_num_of_transactions() .....	12-6
set_transaction_<role name>_out() .....	12-7
set_transaction_<role name>_outen() .....	12-7
set_transaction_idles() .....	12-7
set_valid_transaction_<role name>_out() .....	12-8
signal_all_transactions_complete .....	12-8

signal_fatal_error .....	12-8
signal_grant_deasserted_while_request_remain_asserted .....	12-9
signal_interface_granted .....	12-9
signal_max_transaction_queue_size .....	12-9
signal_min_transaction_queue_size .....	12-10
<b>External Memory BFM .....</b>	<b>13-1</b>
Using the External Memory BFM .....	13-2
Parameters .....	13-3
External Memory BFM API.....	13-5
read() .....	13-6
signal_api_call .....	13-6
write() .....	13-6
<b>Nios II Custom Instruction Master BFM .....</b>	<b>14-1</b>
Parameters .....	14-3
Nios II Custom Instruction API.....	14-4
event_result_received() .....	14-4
<b>Nios II Custom Instruction Slave BFM .....</b>	<b>15-1</b>
Parameters .....	15-2
Nios II Custom Instruction Slave BFM API.....	15-3
event_instruction_inconsistent() .....	15-3
event_instruction_unchanged() .....	15-3
event_result_driven() .....	15-4
event_result_done() .....	15-4
event_unknown_instruction_received() .....	15-4
get_ci_clk_en() .....	15-5
get_instruction_a() .....	15-5
get_instruction_b() .....	15-5
get_instruction_c() .....	15-6
get_instruction_dataa() .....	15-6
get_instruction_datab() .....	15-6
get_instruction_idle() .....	15-6
get_instruction_n() .....	15-7
get_instruction_readra() .....	15-7
get_instruction_readrb() .....	15-7
get_instruction_writerc() .....	15-8
get_version() .....	15-8
insert_result() .....	15-8
retrieve_instruction() .....	15-9
set_clock_enable_timeout() .....	15-9
set_instruction_a() .....	15-10
set_instruction_b() .....	15-10
set_instruction_c() .....	15-10
set_instruction_timeout() .....	15-11

set_result_delay() .....	15-11
set_result_err_inject() .....	15-11
set_result_value() .....	15-11
signal_fatal_error .....	15-12
signal_instructions_inconsistent .....	15-12
signal_known_instruction_received .....	15-12
signal_result_done .....	15-13
signal_result_driven .....	15-13
signal_unknown_instruction_received .....	15-13
<b>Avalon-ST Verilog HDL Testbench .....</b>	<b>16-1</b>
<b>Verifying</b> Avalon-ST DUT .....	16-1
Understanding the Test Steps .....	16-2
Setting up the Test .....	16-3
Running the Simulation .....	16-5
Observing the Results .....	16-6
<b>Avalon-MM Verilog HDL and VHDL Testbenches.....</b>	<b>17-1</b>
Avalon-MM Verilog HDL Testbench Description.....	17-1
Running the Verilog HDL Testbench for a Single Avalon-MM Master and Slave Pair.....	17-2
Running the Verilog HDL Testbench for the Two Avalon-MM Masters and Slaves.....	17-4
Avalon-MM VHDL Testbench Description.....	17-6
Running the Testbench for a Single Avalon-MM Master and Slave Pair.....	17-7
Running the Testbench for Two Avalon-MM Masters Slaves.....	17-9
<b>Using the VHDL BFM</b> s .....	17-11
<b>Document Revision History .....</b>	<b>18-1</b>
How to Contact Altera .....	18-2
Typographic Conventions .....	18-2

2015.06.04

UG-01073



Subscribe



Send Feedback

The Avalon<sup>®</sup> Verification IP Suite provides bus functional models (BFMs) to simulate the behavior and facilitate the verification of IP. The Verification IP Suite includes BFMs for the following interfaces and components:

- Avalon Memory-Mapped (Avalon-MM) master and slave interfaces
- Avalon Streaming (Avalon-ST) source and sink interfaces
- Conduit interfaces and Avalon Tri-State conduit (Avalon-TC) interfaces
- Clock source and reset source
- Interrupt source and sink
- Custom instruction master and slave
- External memory

This suite also provides the following monitors to verify the respective Avalon protocols:

- Avalon-MM monitor
- Avalon-ST monitor

## Advantages of Using BFMs and Monitors

Using the Altera-provided BFMs and monitors has the following advantages:

- It accelerates the verification process by providing key components of the verification testbench.
- It provides Avalon BFM components that implement the standard Avalon-MM and Avalon-ST protocols, serving as a reference for those protocols.
- For SystemVerilog users, the verification suite provides a platform that you can use to implement constraint-driven randomized tests. For example, you can implement the following modules for random testing:
  - Traffic scenario drivers
  - Scoreboard and coverage facilities
  - Assertion checkers

## BFM Implementation

Most components in the Avalon Verification IP Suite BFMs are implemented in SystemVerilog. The exceptions are the Clock Source and Reset Source BFMs that are written in VHDL. The BFM components

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered



use primarily Verilog HDL with a few basic SystemVerilog constructs that are supported by ModelSim® - Altera Edition (AE).


The Quartus II software version 13.0 and higher extends VHDL BFM support in Qsys. The VHDL BFM's wrap the SystemVerilog implementation and include additional logic to support VHDL.

**Table 1-1: BFM Language Support**

BFM	Verilog HDL Support	VHDL Support
Clock Source and Reset Source	Yes	Yes
Avalon Interrupt Source and Sink	Yes	Version 13.0 and higher
Avalon-MM Master, Slave, and Monitor	Yes	Version 13.0 and higher
Avalon-ST Source, Sink, and Monitor	Yes	Version 13.0 and higher
Conduit and Tri-State Conduit	Yes	Version 14.0 and higher
External Memory	Yes	Version 13.0 and higher
Nios II Custom Instruction Master and Slave	Yes	Version 13.0 and higher

The VHDL BFM has four parts as shown in the figure below.

- SystemVerilog BFM—Contains the BFM implementation and behavioral model, and the SystemVerilog API. The SystemVerilog code is IEEE encrypted for use in single-language simulators.
- VHDL package—Provides the VHDL API used to control the BFM and interface with your test program. The package contains VHDL procedures and events.
- API handler logic—SystemVerilog logic block that translates your test program's VHDL API calls to SystemVerilog API calls. The SystemVerilog code is IEEE encrypted for use in single-language simulators.
- API communication interface—Bridges the VHDL API to the API handler logic.

**Figure 1-1: VHDL Component BFM**

The monitor components use the SystemVerilog Assertion (SVA) language and are supported only by simulators that support SVA, including:

- Modelsim-Altera Starter Edition (ASE)
- Synopsys VCS
- Mentor Graphics® Questa.

## Application Programming Interface

Altera provides you with a set of application programming interfaces (API) for each Avalon Verification IP Suite BFM. You can use the APIs to construct, instantiate, control, and query signals in all BFM components. Your test programs must use only these public access methods and events to communicate with each BFM.

**Note:** You can design custom verification environments that do not take advantage of the API. However, Altera does not guarantee continued support or backwards compatibility custom methods.


## Application Example of BFM

The figure below shows an Avalon-MM design with the following components:

- An Avalon-MM device under test (DUT) that includes both Avalon-MM master and slave interfaces
- An Avalon-ST DUT that includes both source and sink interfaces, although typical components might include a single Avalon interface.

This figure illustrates it is possible to write a testbench using a traditional VerilogHDL implementation or using SystemVerilog with VMM.

Figure 1-2: Avalon Verification IP Suite Testbench for Avalon-MM and Avalon-ST Interfaces



To verify a component with Avalon-MM interfaces, insert a monitor between the master BFM and the slave interface. To verify a component with Avalon-ST interfaces, insert a monitor between the source BFM and sink interface. You can insert a second monitor between the slave or sink BFM and the master or source interface of the DUT. You can insert monitors anywhere in the system to provide protocol assertion checking and functional coverage reporting.

The test program drives the stimulus to the DUTs. The test program also determines whether the DUT behavior is correct, by analyzing the responses. The BFM translates the test program stimuli. The BFM creates the signalling for the Avalon-MM and Avalon-ST protocols. The monitors verify Avalon protocol compliance and provide test coverage reports.

2015.06.04

UG-01073



Subscribe



Send Feedback

The Avalon Verification IP Suite includes a Clock Source BFM that you can use to generate a clock signal for your testbench.

**Note:** The Clock Source BFM is only supported in Qsys.

## Parameters

Table 2-1: Clock Source BFM Parameter Settings

Option	Default Value	Legal Values	Description
Clock rate	10	N/A	Specifies the clock rate in MHz.

## Clock Source API

### clock\_start()

<b>Prototype:</b>	clock_start()
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Turns on the clock.
<b>Language Support:</b>	Verilog HDL

### Clock\_stop()

<b>Prototype:</b>	clock_stop()
<b>Arguments:</b>	Verilog HDL: None VHDL: None

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered



<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Turns off the clock.
<b>Language support:</b>	Verilog HDL, VHDL

### `get_run_state()`

<b>Prototype:</b>	<code>get_run_state()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: None
<b>Returns:</b>	<code>bit</code>
<b>Description:</b>	Returns the state of the clock source; 1=running, 0=stop.
<b>Language support:</b>	Verilog HDL, VHDL

### `get_version()`

<b>Prototype:</b>	<code>string get_version()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: None
<b>Returns:</b>	<code>string</code>
<b>Description:</b>	Returns BFM version as a string of three integers separated by periods. For example, version 10.1 sp1 is encoded as "10.1.1".
<b>Language support:</b>	Verilog HDL, VHDL

2015.06.04

UG-01073



Subscribe



Send Feedback

The Avalon Verification IP Suite includes a Reset Source BFM that you can use to generate a reset signal in your testbench.

## Parameters

Table 3-1: Reset Source BFM Parameter Settings

Option	Default Value	Legal Values	Description
<b>Assert reset high</b>	<b>On</b>	On/Off	Specifies the polarity of the reset signal. Turn on this option to set the reset signal active high.
<b>Cycles of initial reset</b>	<b>0</b>	N/A	Specifies the number of cycles that the reset signal is asserted at the initial stage of the simulation.

## Reset Source API

### reset\_assert

**Prototype:** reset\_assert

**Arguments:** Verilog HDL: None  
VHDL: N.A.

**Returns:** void.

**Description:** Asserts the reset signal.

**Language support:** Verilog HDL

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered



## reset\_deassert

<b>Prototype:</b>	reset_deassert
<b>Arguments:</b>	Verilog HDL: None VHDL: None
<b>Returns:</b>	void.
<b>Description:</b>	Deasserts the reset signal.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_version()

<b>Prototype:</b>	string get_version()
<b>Arguments:</b>	Verilog HDL: None VHDL: None
<b>Returns:</b>	String.
<b>Description:</b>	Returns BFM version as a string of three integers separated by periods. For example, version 10.1 sp1 is encoded as "10.1.1".
<b>Language support:</b>	Verilog HDL, VHDL



# Avalon Interrupt Source and Interrupt Sink BFM

# 4

2015.06.04

UG-01073



Subscribe



Send Feedback

The Avalon Verification IP Suite includes Avalon Interrupt Source and Avalon Interrupt Sink BFM for you to generate interrupt signals in your testbench.

## Parameters

Table 4-1: Clock Source BFM Parameter Settings

Option	Default Value	Legal Values	Description
<b>Interrupt Source</b>			
<b>Assert IRQ high</b>	<b>On</b>	<b>On/Off</b>	Specifies the polarity of the interrupt source signal. Turn on this option to change the name of the interrupt source signal port from <code>irq</code> to <code>irq_n</code> .
<b>IRQ width</b>	<b>1</b>	<b>1–32</b>	Specifies the width of the interrupt source signal.
<b>Asynchronous IRQ</b>	<b>Off</b>	<b>On/Off</b>	Specifies whether the interrupt signal is asserted or deasserted immediately after an API call or one clock cycle after an API call. Turn on this option to allow changes to the interrupt signal immediately after an API call. Turn off this option to allow changes to the interrupt signal on the next clock edge.
<b>VHDL BFM ID</b>	<b>0</b>	<b>1–1023</b>	For VHDL BFM only. Use this option to assign a unique number to each BFM in the testbench design.
<b>Interrupt Sink</b>			
<b>Assert IRQ high</b>	<b>On</b>	<b>On/Off</b>	Specifies the polarity of the interrupt sink signal. Turn on this option to change the name of the interrupt source signal port from <code>irq</code> to <code>irq_n</code> .

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered



Option	Default Value	Legal Values	Description
IRQ width	1	1–32	Specifies the width of the interrupt source signal.

## Interrupt Source and Sink API

`clear_irq()`

<b>Prototype:</b>	<code>int clear_irq()</code>
<b>Arguments:</b>	Verilog HDL: <code>interrupt_bit</code> VHDL: <code>interrupt_bit, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Asserts the interrupt signal and sets the interrupt signal to 0, regardless of the value you set for <b>Assert IRQ high</b> in the parameter editor.
<b>Language Support:</b>	Verilog HDL, VHDL

## `get_irq()`

`get_irq()`

<b>Prototype:</b>	<code>get_irq()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>irq, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>logic[AV_IRQ_W-1:0]void</code>
<b>Description:</b>	Returns the current value of the register holding the latched interrupt signal.
<b>Language Support:</b>	Verilog HDL, VHDL

## `get_version()`

`get_version()`

<b>Prototype:</b>	<code>string get_version()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	<code>String</code>
<b>Description:</b>	Returns BFM version as a string of three integers separated by periods. For example, version 13.1 sp1 is encoded as "13.1.1".

<b>Language Support:</b>	Verilog HDL
<b>set_irq()</b>	
<b>set_irq()</b>	
<b>Prototype:</b>	set_irq()
<b>Arguments:</b>	Verilog HDL: int interrupt_bit VHDL: int interrupt_bit, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Asserts the interrupt signal and sets the interrupt signal to 1, regardless of the value you set for <b>Assert IRQ high</b> in the parameter editor.
<b>Language Support:</b>	Verilog HDL, VHDL

2015.06.04

UG-01073



Subscribe



Send Feedback


The Avalon-MM Master BFM implements the Avalon-MM interface protocol, including: read, write, burst read, and burst write. The figure below shows the top-level modules for a testbench using the Avalon-MM BFM to verify an Avalon-MM slave component. The typical testbench includes the following components:

- The Avalon-MM Master BFM
- A test program
- The DUT that includes an Avalon-MM slave interface

Using the Avalon-MM BFM created by Altera, third-party, has the following advantage. It highlights any misinterpretation of the Avalon-MM protocol that might be missed in a testbench designed by a single engineer.

**Note:** The BFM's allow illegal transactions so that you can test the error-handling functionality of your DUT. Consequently, the BFM's cannot be relied upon to guarantee protocol compliance. The Avalon Monitor components verify protocol compliance.

**Figure 5-1: Top-Level Module to Verify an Avalon-MM Slave Device**



### Related Information

#### [Avalon Interface Specifications](#)


© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered

## Timing

The following timing diagram illustrates the sequence of events for an Avalon-MM Master BFM. The Master BFM drives interleaved writes and reads when the `readdatavalid` signal is present. This diagram serves as a reference for the following discussion of API and events.

**Figure 5-2: Avalon-MM Master Driving Interleaved Write and Read Transactions**




**Table 5-1: Key to the Annotations**

The following table lists the annotations used in the figure.

Symbol	Description
$T_{init}$	The initial command latency, which is two cycles for transactions 1 and 2. This time is set by the API command <code>set_command_init_latency</code> .
$T_{wt\_1}$	The response wait time, which is three cycles. This time is determined by the number of cycles that the <code>waitrequest</code> signal is asserted by the slave. The program gets this value using the <code>get_response_wait_time</code> command.
$T_{wr}$	<code>waitrequest</code> is always sampled #1 after the falling edge of <code>clk</code> .
$T_{idle}$	The idle time after each transaction. This time is set by the command <code>set_command_idle</code> .
$T_{rl\_1}$	<p>The response latency for the first read, which is 3 cycles. This is the time between the read command acceptance and the read response provided by the slave. The program gets this time using the <code>get_response_latency</code> command.</p> <p>If an Avalon-MM slave component defines the <code>readLatency</code> interface property, the <code>readdatavalid</code> signal is not used. The <code>readdatavalid</code> signal is not necessary because the slave component has a fixed read latency.</p> <p>For more information refer to the <a href="#">Avalon Interface Specifications</a>.</p>
$T_{rl\_2}$	The response latency for the second read, which is 3 cycles. The program gets this time using the <code>get_response_latency</code> command.
$T_{wrl\_1}$	The write response latency for the first write, which is 3 cycles. This is the time between when the write command acceptance and the write response is provided by the slave. The program gets this time using the <code>get_response_latency</code> command.
$S_{ci\_1}$ – $S_{ci\_4}$	Signals when write or read commands are presented on the interface. The event name is <code>signal_command_issued</code> .
$S_{rc\_1}$ , $S_{rc\_3}$	Signals write responses. The event name is <code>signal_response_complete</code> .
$S_{rc\_2}$ , $S_{rc\_4}$	Signals read responses. The event name is <code>signal_response_complete</code> .
$S_{atc}$	Signals the end of the test. The event name is <code>signal_all_transactions_complete</code>
$T_{ID\_1}$ – $T_{ID\_4}$	Reference number to identify each read or write transaction.
ID_1, ID_3	Reference number to identify each write transaction.
ID_2, ID_4	Reference number to identify each read transaction.

**Figure 5-3: Avalon-MM Master Driving Write and Read Transactions with No readdatavalid Signal**

The timing in the following figure shows the sequence of events for an Avalon-MM Master BFM. The Avalon-MM Master BFM drives a write followed by a read when the `readdatavalid` signal is not present.

**Table 5-2: Key to the Annotations**

The following table lists the annotations used in this figure.

Symbol	Description
$T_{init}$	The initial command latency, which is 2 cycles for transactions 1 and 2. This time is set by the API command <code>set_command_init_latency</code> .
$T_{wt\_1}$	The response wait time, which is 3 cycles. This time is determined by the number of cycles that the <code>waitrequest</code> signal is asserted by the slave. The program gets this value using the <code>get_response_wait_time</code> command.
$T_{wt\_2}$	The response wait time for the first read, which is 2 cycles. This time is determined by the number of cycles that the <code>waitrequest</code> signal is asserted by the slave. The program gets this value using the <code>get_response_wait_time</code> command.
$T_{wr}$	<code>waitrequest</code> is always sampled #1 after the falling edge of <code>clk</code> .
$T_{idle}$	The idle time after a transaction. This time is set by the command <code>set_command_idle</code> .

Symbol	Description
S <sub>ci_1</sub> – S <sub>ci_2</sub>	Signals when write and read commands are presented on the interface. The event name is <code>signal_command_issued</code> .
S <sub>rc_1</sub>	Signals the first read response. The event name is <code>signal_response_complete</code> .
S <sub>atc</sub>	Signals the end of the test. The event name is <code>signal_all_transactions_complete</code> .


## Block Diagram

The following figure provides a block diagram of the Avalon-MM Master BFM. As this figure illustrates, the BFM includes the following major blocks:

- Avalon-MM Master API—Provides methods to create Avalon-MM transactions and query the state of all queues.
- Command Descriptor—Accumulates the fields of an Avalon-MM command transaction using the `set_command` API call. Inserts completed commands onto the pending command queue.
- Avalon-MM Interface Driver—Issues transfers to the system interconnect fabric and holds each transfer until `waitrequest` is deasserted. For burst transfers, there is a separate transfer for each word of the burst. The system interconnect fabric can assert `waitrequest` for each word of the burst, as necessary.
- Timestamp Counter—Records a timestamp with commands for use in timing calculations. The driver and monitor both use the timestamp counter for timing calculations.

- Avalon-MM Interface Monitor—Monitors the system interconnect fabric and records responses for read transfers in the response queue.
- Response Descriptor—Collects information about completed transactions using the `get_response_<rolename>` API calls. The testbench uses this information for further analysis.
- Public Events—Provides status response that arrives together with the data. The public event signals indicate the status of the Master's request, such as successful completion, timeout, or error.

Figure 5-4: Block Diagram of the Avalon-MM Master BFM



## Parameters

The Avalon-MM BFM supports the full range of signals defined for the Avalon-MM master interface. You can customize the Avalon-MM master interface using the parameters described in the following table.

Table 5-3: Parameters for the Avalon-MM Master BFM

Parameter	Default Value	Legal Values	Description
<b>Port Widths</b>			
Address width	32	N/A	Address width in bits.
Symbol width	8	N/A	Data symbol width in bits. The symbol width should be 8 for byte-oriented interfaces.
Read Response width	8	N/A	Read response signal width in bits.
Write Response width	8	N/A	Write response signal width in bits.
<b>Parameters</b>			
Number of symbols	4	N/A	Number of symbols per word.
Burstcount width	3	N/A	The width of the burst count in bits.
<b>Port Enables</b>			
Use the read signal	On	On/Off	When <b>On</b> , the interface includes a <code>read</code> pin.
Use the write signal	On	On/Off	When <b>On</b> , the interface includes a <code>write</code> pin.
Use the address signal	On	On/Off	When <b>On</b> , the interface includes <code>address</code> pins.
Use the byteenable signal	On	On/Off	When <b>On</b> , the interface includes <code>byteenable</code> pins.
Use the burstcount signal	On	On/Off	When <b>On</b> , the interface includes <code>burstcount</code> pins.
Use the readdata signal	On	On/Off	When <b>On</b> , the interface includes a <code>readdata</code> pin.
Use the readdatavalid signal	On	On/Off	When <b>On</b> , the interface includes a <code>readdatavalid</code> pin.
Use the writedata signal	On	On/Off	When <b>On</b> , the interface includes a <code>writedata</code> pin.
Use the begintransfer signal	Off	On/Off	When <b>On</b> , the interface includes <code>writedata</code> pins
Use the beginburst-transfer signal	Off	On/Off	When <b>On</b> , the interface includes a <code>beginburst-transfer</code> pins.
Use the arbiterlock signal	Off	On/Off	When <b>On</b> , the interface includes an <code>arbiterlock</code> pin.
Use the lock signal	Off	On/Off	When <b>On</b> , the interface includes a <code>lock</code> pin.
Use the debugaccess signal	Off	On/Off	When <b>On</b> , the interface includes a <code>debugaccess</code> pin.
Use the waitrequest signal	On	On/Off	When <b>On</b> , the interface includes a <code>waitrequest</code> pin.

Parameter	Default Value	Legal Values	Description
Use the transactionid signal	Off	On/Off	When <b>On</b> , the interface includes a <code>transactionid</code> pin.
Use the write response signals	Off	On/Off	When <b>On</b> , the interface includes a <code>writeresponse</code> pin.
Use the read response signals	Off	On/Off	When <b>On</b> , the interface includes a <code>readresponse</code> pin.
Use the <code>clken</code> signals	Off	On/Off	When <b>On</b> , the interface includes a <code>clken</code> pin.
<b>Port Polarity</b>			
Assert reset high	On	On/Off	When <b>On</b> , <code>reset</code> is asserted high.
Assert waitrequest high	On	On/Off	When <b>On</b> , <code>waitrequest</code> is asserted high.
Assert read high	On	On/Off	When <b>On</b> , <code>read</code> is asserted high.
Assert write high	On	On/Off	When <b>On</b> , <code>write</code> is asserted high.
Assert byteenable high	On	On/Off	When <b>On</b> , <code>byteenable</code> is asserted high.
Assert readdatavalid high	On	On/Off	When <b>On</b> , <code>readdatavalid</code> is asserted high.
Assert arbiterlock high	On	On/Off	When <b>On</b> , <code>arbiterlock</code> is asserted high.
Assert lock high	On	On/Off	When <b>On</b> , <code>lock</code> is asserted high.
<b>Burst Attributes</b>			
Linewrap burst	On	On/Off	When <b>On</b> , the address for bursts wraps instead of incrementing. With a wrapping burst, when the address reaches a burst boundary, it wraps back to the previous burst boundary. Consequently, only the low order bits are used for addressing.
Burst on burst boundaries only	On	On/Off	When <b>On</b> , memory bursts are aligned to the address size.
<b>Miscellaneous</b>			
Maximum pending reads	1	N/A	The maximum number of pending reads that can be queued by the slave.
Fixed read latency (cycles)	1	N/A	Sets the read latency for fixed-latency slaves. Not used on interfaces that include the <code>readdatavalid</code> signal.
VHDL BFM ID	0	0–1023	For VHDL BFMs only. Use this option to assign a unique number to each BFM in the testbench design.
<b>Timing</b>			

Parameter	Default Value	Legal Values	Description
<b>Fixed read wait time (cycles)</b>	<b>1</b>	N/A	For master interfaces that do not use the <code>waitrequest</code> signal. The read wait time indicates the number of cycles before the master responds to a read. The timing is as if the master asserted <code>waitrequest</code> for this number of cycles.
<b>Fixed write wait time (cycles)</b>	<b>0</b>	N/A	For master interfaces that do not use the <code>waitrequest</code> signal. The write wait time indicates the number of cycles before the master accepts a write.
<b>Registered waitrequest</b>	<b>Off</b>	<b>On/Off</b>	Specifies whether to turn on the register stage.
<b>Registered Incoming Signals</b>	<b>Off</b>	<b>On/Off</b>	Specifies whether to register incoming signals.
<b>Interface Address Type</b>			
<b>Set master interface address type to symbols or words</b>	<b>WORDS</b>	<b>WORDS / SYMBOLS</b>	Sets slave interface address type to symbols or words.

## Avalon-MM Master BFM API

### `all_transactions_complete()`

<b>Prototype:</b>	<code>bit all_()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transactions_complete_status, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>bit</code> .
<b>Description:</b>	Queries the BFM component to determine whether all issued commands have been completed. A return value of 1 means that there are no more transactions in the transaction queue or in progress.
<b>Language support:</b>	Verilog HDL, VHDL

### `event_all_transactions_complete()`

<b>Prototype:</b>	<code>event_all_transactions_complete()</code>
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: <code>bfm_id</code>
<b>Returns:</b>	<code>void</code>

<b>Description:</b>	Notifies the testbench that all commands have completed.
<b>Language support:</b>	VHDL

### event\_command\_issued()

<b>Prototype:</b>	event_command_issued()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench a command was driven to the bus.
<b>Language support:</b>	VHDL

### event\_max\_command\_queue\_size()

<b>Prototype:</b>	event_max_command_queue_size()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the command queue size reached its maximum limit.
<b>Language support:</b>	VHDL

### event\_min\_command\_queue\_size()

<b>Prototype:</b>	event_min_command_queue_size()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the command queue size reached its minimum limit.
<b>Language support:</b>	VHDL

## event\_read\_response\_complete()

<b>Prototype:</b>	event_read_response_complete()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a read response was received.
<b>Language support:</b>	VHDL

## event\_response\_complete()

<b>Prototype:</b>	event_response_complete()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a read/write response was received.
<b>Language support:</b>	VHDL

## event\_write\_response\_complete()

<b>Prototype:</b>	event_write_response_complete()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a write response was received.
<b>Language support:</b>	VHDL

## get\_command\_issued\_queue\_size()

<b>Prototype:</b>	int get_command_issued_queue_size()
-------------------	-------------------------------------

<b>Arguments:</b>	Verilog HDL: None VHDL: <code>command_issued_queue_size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Queries the issued command queue to determine the number of commands that have been driven to the system interconnect fabric, but not completed.
<b>Language support:</b>	Verilog HDL, VHDL

### `get_command_pending_queue_size()`

<b>Prototype:</b>	<code>int get_command_pending_queue_size()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>command_pending_queue_size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Queries the command queue to determine number of pending commands waiting to be driven out as Avalon requests.
<b>Language support:</b>	Verilog HDL, VHDL

### `get_read_response_queue_size()`

<b>Prototype:</b>	<code>int get_read_response_queue_size()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>read_response_queue_size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Queries the read response queue to determine number of response descriptors currently stored in the BFM. This is the number of responses the test program can immediately remove from the response queue for further processing.
<b>Language support:</b>	Verilog HDL, VHDL

### `get_response_address()`

<b>Prototype:</b>	<code>bit [AV_ADDRESS_W-1:0] get_response_address()</code>
-------------------	--

<b>Arguments:</b>	Verilog HDL: None VHDL: <code>response_address, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	bit
<b>Description:</b>	Returns the transaction address in the response descriptor that has been removed from the response queue.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_response\_byte\_enable()

<b>Prototype:</b>	<code>bit [AV_NUMSYMBOLS-1:0] get_response_byte_enable(int index)</code>
<b>Arguments:</b>	Verilog HDL: <code>index</code> VHDL: <code>response_byte_enable, index, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	bit
<b>Description:</b>	Returns the value of the byte enables in the response descriptor that has been removed from the response queue. Each cycle of a burst response is addressed individually by the specified index.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_response\_burst\_size()

<b>Prototype:</b>	<code>bit [AV_BURSTCOUNT_W-1:0] get_response_burst_size()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>response_burst_size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	bit
<b>Description:</b>	Returns the size of the response transaction burst count in the response descriptor that has been removed from the response queue.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_response\_data()

<b>Prototype:</b>	<code>bit [AV_DATA_W-1:0] get_response_data(int index)</code>
<b>Arguments:</b>	Verilog HDL: <code>index</code> VHDL: <code>response_data, index, bfm_id, req_if(bfm_id)</code>

<b>Returns:</b>	bit
<b>Description:</b>	Returns the transaction read data in the response descriptor that has been removed from the response queue. Each cycle in a burst response is addressed individually by the specified index. In the case of read responses, the data is the data captured on the <code>avm_readdata</code> interface pin. In the case of write responses, the data on the driven <code>avm_writedata</code> pin is captured and reflected here.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_response\_latency()

<b>Prototype:</b>	<code>int get_response_latency(int index)</code>
<b>Arguments:</b>	Verilog HDL: <code>index</code> VHDL: <code>response_data, index, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	bit
<b>Description:</b>	Returns the transaction read latency in the response descriptor that has been removed from the response queue. Each cycle in a burst read has its own latency entry.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_response\_queue\_size()

<b>Prototype:</b>	<code>int get_response_queue_size()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>response_queue_size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	int
<b>Description:</b>	Queries the response queue to determine number of response descriptors currently stored in the BFM. This is the number of responses the test program can immediately remove from the response queue for further processing.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_response\_read\_id()

<b>Prototype:</b>	<code>[AV_TRANSACTIONID_W-1:0] get_response_read_id()</code>
-------------------	--



<b>Arguments:</b>	Verilog HDL: None VHDL: <code>response_read_id, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>AvalonTransactionId_t</code>
<b>Description:</b>	Returns the read id of the transaction in the response descriptor that has been removed from the response queue.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_response\_read\_response()

<b>Prototype:</b>	<code>bit[2**(AV_BURSTCOUNT_W-1) - 1:0] [AV_READRESPONSE_W-1:0] get_response_read_response(int index)</code>
<b>Arguments:</b>	Verilog HDL: <code>int index</code> VHDL: <code>response_read_response, int index, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>AvalonReadResponse_t</code>
<b>Description:</b>	Returns the transaction read status in the response descriptor that has been removed from the response queue.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_response\_request()

<b>Prototype:</b>	<code>enum int[REQ_READ = 0, REQ_WRITE = 1, RED_IDLE = 2] get_ response_request()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>response_request, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>Request_t</code>
<b>Description:</b>	Returns the transaction command type in the response descriptor that has been removed from the response queue.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_response\_wait\_time()

<b>Prototype:</b>	<code>int get_response_wait_time(int index)</code>
-------------------	--

<b>Arguments:</b>	Verilog HDL: <code>index</code> VHDL: <code>response_wait_time, index, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Returns the wait latency for transaction in the response descriptor that has been removed from the response queue. Each cycle in a burst has its own wait latency entry.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_response\_write\_id()

<b>Prototype:</b>	<code>bit [AV_TRANSACTIONID_W-1:0] get_response_write_id()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>response_write_id, index, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>AvalonTransactionId_t</code>
<b>Description:</b>	Returns the write id of the transaction in the response descriptor that has been removed from the response queue.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_response\_write\_response()

<b>Prototype:</b>	<code>bit [2** (AV_BURSTCOUNT_W-1)-1:0] [AV_WRITERESPONSE_W-1:0] get_response_write_response(int index)</code>
<b>Arguments:</b>	Verilog HDL: <code>int index</code> VHDL: <code>response_write_response, int index, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>AvalonWriteResponse_t</code>
<b>Description:</b>	Returns the transaction write status in the response descriptor that has been removed from the response queue.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_write\_response\_queue\_size()

<b>Prototype:</b>	<code>int get_write_response_queue_size()</code>
-------------------	--

<b>Arguments:</b>	Verilog HDL: None VHDL: write_response_queue_size, index, bfm_id, req_if(bfm_id)
<b>Returns:</b>	int
<b>Description:</b>	Queries the write response queue to determine number of response descriptors currently stored in the BFM. This is the number of responses the test program can immediately pop off the response queue for further processing.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_version()

<b>Prototype:</b>	string get_version()
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	String
<b>Description:</b>	Returns BFM version as a string of three integers separated by periods. For example, version 14.1 sp1 is encoded as "14.1.1".
<b>Language support:</b>	Verilog HDL

### init()

<b>Prototype:</b>	init
<b>Arguments:</b>	Verilog HDL: None VHDL: bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Initializes the Avalon-MM master interface.
<b>Language support:</b>	Verilog HDL, VHDL

### pop\_response()

<b>Prototype:</b>	void pop_response()
-------------------	---------------------

<b>Arguments:</b>	Verilog HDL: None VHDL: bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Removes the oldest response descriptor from the response queue, such that transaction information is available using the get_response_<rolename> commands.
<b>Language support:</b>	Verilog HDL, VHDL

## push\_command()

<b>Prototype:</b>	void push_command()
<b>Arguments:</b>	Verilog HDL: None VHDL: bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Inserts the fully populated transaction descriptor onto the pending transaction command queue.
<b>Language support:</b>	Verilog HDL, VHDL

## set\_clken()

<b>Prototype:</b>	void set_clken(bit state)
<b>Arguments:</b>	Verilog HDL: bit state VHDL: bit state, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the assertion and deassertion of the clock enable signal.
<b>Language support:</b>	Verilog HDL, VHDL

## set\_command\_address()

<b>Prototype:</b>	void set_command_address(bit[AV_ADDRESS_W-1:0]addr)
<b>Arguments:</b>	Verilog HDL: addr VHDL: addr, bfm_id, req_if(bfm_id)

<b>Returns:</b>	void
<b>Description:</b>	Sets the transaction address in the command descriptor.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_command\_arbiterlock()

<b>Prototype:</b>	void set_command_arbiterlock (bit state)
<b>Arguments:</b>	Verilog HDL: bit state VHDL: bit state, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Controls the assertion or deassertion of the arbiterlock interface signal. The arbiterlock control is on the transaction boundaries and is not used when the Avalon-MM Master BFM is operating in burst mode.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_command\_byte\_enable()

<b>Prototype:</b>	void set_command_byte_enable(bit[AV_NUMSYMBOLS-1:0] byte_enable, int index)
<b>Arguments:</b>	Verilog HDL: byte_enable, index VHDL: byte_enable, index, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the transaction byte enable field for the cycle of the burst command descriptor indicated by index. This field applies to both read and write operations.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_command\_burst\_count()

<b>Prototype:</b>	void set_command_burst_count(bit[AV_BURSTCOUNT_W-1:0] burst_count)
<b>Arguments:</b>	Verilog HDL: burst_count VHDL: burst_count, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void

<b>Description:</b>	Sets the value driven on the Avalon interface <code>burstcount</code> pin. Generates a warning message if the specified <code>burst_count</code> is out of range. Not available if the <code>USE_BURSTCOUNT</code> parameter is false.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_command\_burst\_size()

<b>Prototype:</b>	<code>void set_command_burst_size (bit[AV_BURSTCOUNT_W-1:0] burst_size)</code>
<b>Arguments:</b>	Verilog HDL: <code>burst_size</code> VHDL: <code>burst_size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the transaction burst count in the command descriptor to determine the number of words driven on the write burst command. The value might be different from the value specified in <code>set_command_burst_count</code> to generate illegal traffic for testing. Generates a warning if the value is different.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_command\_data()

<b>Prototype:</b>	<code>void set_command_data(bit[AV_DATA_W-1:0] data, int index)</code>
<b>Arguments:</b>	Verilog HDL: <code>data, index</code> VHDL: <code>data, index, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the transaction write data in the command descriptor. For burst transactions, the command descriptor holds an array of data, with each element individually set by this method.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_command\_debugaccess()

<b>Prototype:</b>	<code>void set_command_debugaccess</code>
<b>Arguments:</b>	Verilog HDL: <code>bit state</code> VHDL: <code>bit state, bfm_id, req_if(bfm_id)</code>

<b>Returns:</b>	void
<b>Description:</b>	Controls the assertion or deassertion of the debugaccess interface signal. The debugaccess control is on transaction boundaries.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_command\_idle()

<b>Prototype:</b>	void set_command_idle(int idle, int index)
<b>Arguments:</b>	Verilog HDL: int idle, int index VHDL: int idle, int index, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets idle cycles at the end of each transaction cycle. For read commands, idle cycles are inserted at the end of the command cycle. For burst write commands, idle cycles are inserted at the end of each write data cycle within the burst.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_command\_init\_latency()

<b>Prototype:</b>	void set_command_init_latency(int cycles)
<b>Arguments:</b>	Verilog HDL: cycles VHDL: cycles, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the number of cycles to postpone the start of a command.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_command\_lock()

<b>Prototype:</b>	void set_command_lock (bit state)
<b>Arguments:</b>	Verilog HDL: bit state VHDL: bit state, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void

<b>Description:</b>	Controls the assertion or deassertion of the lock interface signal. Lock control is on the transaction boundaries. It is not used when the Avalon-MM Master BFM is operating in burst mode.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_command\_request()

<b>Prototype:</b>	<code>void set_command_request(Request_t request)</code>
<b>Arguments:</b>	Verilog HDL: Request_t request VHDL: Request_t request, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the transaction type to read or write in the command descriptor. The enumeration type defines REQ_READ = 0 and REQ_WRITE = 1.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_command\_timeout()

<b>Prototype:</b>	<code>void set_command_timeout(int cycles)</code>
<b>Arguments:</b>	Verilog HDL: int cycles VHDL: int cycles, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the number of elapsed cycles between waiting for a <code>waitrequest</code> and when time out is asserted. Disables time-out by setting the value to 0.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_command\_transaction\_id()

<b>Prototype:</b>	<code>void set_command_transaction_id(bit[AV_TRANSACTIONID_W-1:0] id)</code>
<b>Arguments:</b>	AvalonTransactionId_t id. Verilog HDL: tid VHDL: tid, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void

<b>Description:</b>	Sets the transaction id number in the command descriptor.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_command\_write\_response\_request()

<b>Prototype:</b>	<code>void set_command_write_response_request (logic request)</code>
<b>Arguments:</b>	Verilog HDL: <code>request</code> VHDL: <code>request, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the flag that enables or disables the write response requests in the command descriptor.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_max\_command\_queue\_size()

<b>Prototype:</b>	<code>void set_max_command_queue_size(int size)</code>
<b>Arguments:</b>	Verilog HDL: <code>int size</code> VHDL: <code>int size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the pending command queue size maximum threshold.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_min\_command\_queue\_size()

<b>Prototype:</b>	<code>void set_min_command_queue_size(int size)</code>
<b>Arguments:</b>	Verilog HDL: <code>int size</code> VHDL: <code>int size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the pending command queue size minimum threshold.
<b>Language support:</b>	Verilog HDL, VHDL

## set\_response\_timeout()

<b>Prototype:</b>	<code>void set_response_timeout(int cycles)</code>
<b>Arguments:</b>	Verilog HDL: <code>int cycles</code> VHDL: <code>int cycles, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the number of cycles that may elapse before response time out. Disable time-out by setting the value to 0.
<b>Language support:</b>	Verilog HDL, VHDL

## signal\_all\_transactions\_complete

<b>Prototype:</b>	<code>signal_all_transactions_complete</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Signals that all queued transactions have completed.
<b>Language support:</b>	Verilog HDL

## signal\_command\_issued

<b>Prototype:</b>	<code>signal_command_issued</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Signals that the currently pending command has been driven to the interface.
<b>Language support:</b>	Verilog HDL

## signal\_fatal\_error

<b>Prototype:</b>	<code>signal_fatal_error</code>
-------------------	---------------------------------

<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a fatal error has occurred in this module.
<b>Language support:</b>	Verilog HDL

## signal\_max\_command\_queue\_size

<b>Prototype:</b>	signal_max_command_queue_size
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that the maximum pending transaction queue size threshold has been exceeded.
<b>Language support:</b>	Verilog HDL

## signal\_min\_command\_queue\_size

<b>Prototype:</b>	signal_min_command_queue_size
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that the pending transaction queue size is below the minimum threshold.
<b>Language support:</b>	Verilog HDL

## signal\_read\_response\_complete

<b>Prototype:</b>	signal_read_response_complete
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Signals that the read response has been received and inserted into the response queue.
<b>Language support:</b>	Verilog HDL

### signal\_response\_complete

<b>Prototype:</b>	<code>signal_response_complete</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Triggers when either <code>signal_read_response_complete</code> or <code>signal_write_response_complete</code> is triggered.
<b>Language support:</b>	Verilog HDL

### signal\_write\_response\_complete

<b>Prototype:</b>	<code>signal_write_response_complete</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Signals that the write response has been received and inserted into the response queue.
<b>Language support:</b>	Verilog HDL

2015.06.04

UG-01073



Subscribe



Send Feedback

The Avalon-MM Slave BFM implements the slave side of the Avalon-MM interface protocol. The Avalon-MM protocol is a standard memory-mapped protocol. It includes the following functionality:

- Reads and writes typical of simple peripherals
- Reads, writes, burst reads, and burst writes for typical memory devices

This BFM also includes a procedural interface to implement the following functions:

- Monitoring of incoming commands
- Passing incoming commands to the test program
- Accepting response transactions from the test program
- Driving responses

The following figure shows the top-level modules for a testbench. This testbench uses the Avalon-MM Slave BFM to verify an Avalon-MM Master device. In addition to the The example testbench includes the following components:


- Altera-provided Avalon-MM Slave BFM
- A test program
- The DUT

The test program is written in HDL. It implements the following functions:

- Programs the Avalon-MM master to issue Avalon-MM transactions
- Programs the Avalon-MM Slave BFM to respond
- Analyzes the results


**Note:** The BFMs allow illegal response transactions so that you can test the error-handling functionality of your DUT. Consequently, the BFMs cannot be relied upon to guarantee protocol compliance. The Avalon Monitor components verify protocol compliance.

Figure 6-1: Top-Level Module to Verify an Avalon-MM Master

**Related Information**[Avalon Interface Specifications](#)**Timing**

The following timing diagram illustrates the sequence of events for an Avalon-MM Slave BFM. It shows the slave BFM responding to interleaved writes and reads when the `readdatavalid` signal is present.

Figure 6-2: Avalon-MM Slave Responding to Interleaved Write and Read Transactions




**Table 6-1: Key to Annotations**

The following table lists the annotations used in this figure.

Symbol	Description
$T_{wt\_1}$	The response wait time, which is three cycles. The slave sets this value using the <code>set_interface_wait_time</code> command.
$T_{wr}$	<code>waitrequest</code> is sampled #1 after the falling edge of <code>clk</code> .
$T_{wt\_2}$	The response wait time for the first read, which is 2 cycles. The slave sets this value using the <code>set_interface_wait_time</code> command.
$S_{cr\_1}$ – $S_{cr\_2}$	Signals when read commands were received. The event name is <code>signal_command_received</code> .
$T_{rl\_1}$ , $T_{rl\_2}$	The response latency for the reads, which is 3 cycles. The slave sets this time using the <code>set_response_latency</code> command.
$T_{wrl\_1}$	The write response latency for the first write, which is 3 cycles. This is the time between when the write command is accepted, and the write response is provided by the slave. T
$S_{rc\_1}$ , $S_{rc\_3}$	Signals write responses. The event name is <code>signal_response_issued</code> .
$S_{rc\_2}$ , $S_{rc\_4}$	Signals read responses. The event name is <code>signal_response_issued</code> .
$T_{ID\_1}$ – $T_{ID\_4}$	Reference number to identify each read or write transaction.
$ID\_1$ , $ID\_3$	Reference number to identify write transactions.
$ID\_2$ , $ID\_4$	Reference number to identify read transactions.

**Figure 6-3: Avalon-MM Slave Receiving Write and Read Commands with No readdatavalid Signal**

The following timing diagram illustrates the sequence of events for an Avalon-MM Slave BFM. The slave BFM receives a write followed by a read when the `readdatavalid` signal is not present.



**Table 6-2: Key to Annotations**

The following table lists the annotations used in this figure.

Symbol	Description
$T_i$	The initial command latency which is two cycles for transactions 1 and 2.
$T_{wt\_1}$	The response wait time which is 3 cycles. The master gets this value using the <code>get_response_wait_time</code> command.
$T_{wt\_2}$	The response wait time for the first read, which is 2 cycles. The slave sets this value using the <code>set_interface_wait_time</code> command.
$T_{wr}$	<code>waitrequest</code> is sampled #1 after the falling edge of <code>clk</code> .
$T_{rl\_1}$	The response latency for the first read, which is 0 cycles. The master gets this time using the <code>get_response_latency</code> command.
$S_{cr\_1}$ , $S_{cr\_2}$	Signals write and read commands. The event name is <code>signal_command_issued</code> .


Symbol	Description
S <sub>rc_1</sub>	Signals the first read response. The event name is <code>signal_response_complete</code> .
S <sub>atc</sub>	Signals the end of the test. The event name is <code>signal_all_transactions_complete</code>

## Block Diagram

The following figure provides a block diagram of the Avalon-MM Slave BFM. The BFM includes the following major blocks:

- Avalon-MM Slave API—Provides methods to get commands and create responses to commands from the Avalon-MM master (DUT).
- Command Descriptor—Accumulates the fields of a command sent by the Avalon-MM master. Sends completed commands to the Avalon-MM Slave BFM when requested.
- Avalon-MM Interface Monitor—Monitors activity coming from the Avalon-MM Master (DUT). Stores commands in the Client Command Queue.
- Response Generator and Data Cache— In `memory_mode` the Slave BFM models a single port RAM. A write operation stores the data in an associative array and generates no response. A read operation fetches data from the array and drives it on the response side of the Avalon interface. This mode simplifies loopback testing.
- Avalon-MM Slave Interface Driver—Drives responses to the system interconnect fabric. For burst transfers, there is a separate transfer for each word of the burst. The client testbench can instruct the Slave BFM to assert `waitrequest` for each word of the burst to test the functionality of the Avalon-MM master.
- Public Events—Provides status response that arrives together with the data. The public event signals indicate the status of the Master's request such as successful completion, timeout, or error.

Figure 6-4: Avalon-MM Slave BFM Block Diagram



## Parameters

The Avalon-MM Slave BFM supports the full range of signals defined for the Avalon-MM slave interface. The following table describes parameters you can customize the Avalon-MM slave interface.

**Table 6-3: Parameters for the Avalon-MM Slave BFM**

Parameter	Default Value	Legal Values	Description
<b>Port Widths</b>			
Address width	32	N/A	Address width in bits.
Symbol width	8	N/A	Data symbol width in bits. Set <code>AV_SYMBOL_W</code> to 8 for byte-oriented interfaces.
Read Response width	8	N/A	Read status response width in bits.
Write Response width	8	N/A	Write status response width in bits.
<b>Parameters</b>			
Number of symbols	4	N/A	Number of symbols per word.
Burstcount width	3	N/A	The width of the burst count in bits.
<b>Port Enables</b>			
Use the read signal	On	On/Off	When <b>On</b> , the interface includes a <code>read</code> pin.
Use the write signal	On	On/Off	When <b>On</b> , the interface includes a <code>write</code> pin.
Use the address signal	On	On/Off	When <b>On</b> , the interface includes <code>address</code> pins.
Use the byte enable signal	On	On/Off	When <b>On</b> , the interface includes <code>byte_enable</code> pins.
Use the burstcount signal	On	On/Off	When <b>On</b> , the interface includes <code>burstcount</code> pins.
Use the readdata signal	On	On/Off	When <b>On</b> , the interface includes a <code>readdata</code> pin.
Use the readdatavalid signal	On	On/Off	When <b>On</b> , the interface includes a <code>readdata-valid</code> pin.
Use the writedata signal	On	On/Off	When <b>On</b> , the interface includes a <code>writedata</code> pin.
Use the begintransfer signal	Off	On/Off	When <b>On</b> , the interface includes <code>writedata</code> pins.
Use the beginburst-transfer signal	Off	On/Off	When <b>On</b> , the interface includes a <code>beginburst-transfer</code> pin.
Use the arbiterlock signal	Off	On/Off	When <b>On</b> , the interface includes an <code>arbiter-lock</code> pin.
Use the lock signal	Off	On/Off	When <b>On</b> , the interface includes a <code>lock</code> pin.
Use the debugaccess signal	Off	On/Off	When <b>On</b> , the interface includes a <code>debugaccess</code> pin.

Parameter	Default Value	Legal Values	Description
Use the waitrequest signal	On	On/Off	When <b>On</b> , the interface includes a <code>waitrequest</code> pin.
Use the transactionid signal	Off	On/Off	When <b>On</b> , the interface includes a <code>transactionid</code> pin.
Use the write response signals	Off	On/Off	When <b>On</b> , the interface includes a <code>writeresponse</code> pin.
Use the read response signals	Off	On/Off	When <b>On</b> , the interface includes a <code>readresponse</code> pin.
Use the <code>clken</code> signals	Off	On/Off	When <b>On</b> , the interface includes a <code>clken</code> pin.
<b>Port Polarity</b>			
Assert reset high	On	On/Off	When <b>On</b> , <code>reset</code> is asserted high.
Assert waitrequest high	On	On/Off	When <b>On</b> , <code>waitrequest</code> is asserted high.
Assert read high	On	On/Off	When <b>On</b> , <code>read</code> is asserted high.
Assert write high	On	On/Off	When <b>On</b> , <code>write</code> is asserted high.
Assert <code>byteenable</code> high	On	On/Off	When <b>On</b> , <code>byteenable</code> is asserted high.
Assert <code>readdatavalid</code> high	On	On/Off	When <b>On</b> , <code>readdatavalid</code> is asserted high.
Assert <code>arbiterlock</code> high	On	On/Off	When <b>On</b> , <code>arbiterlock</code> is asserted high.
Assert lock high	On	On/Off	When <b>On</b> , <code>lock</code> is asserted high.
<b>Burst Attributes</b>			
Linewrap burst	On	On/Off	When <b>On</b> , the address for bursts wraps instead of an incrementing. With a wrapping burst, when the address reaches a burst boundary, it wraps back to the previous burst boundary. Consequently, only the low order bits need to be used for addressing.
Burst on burst boundaries only	On	On/Off	When <b>On</b> , memory bursts are aligned to the address size.
<b>Miscellaneous</b>			
Maximum pending reads	1	N/A	The maximum number of pending reads which can be queued up by the slave.
VHDL BFM ID	0	0–1023	For VHDL BFMs only. Use this option to assign a unique number to each BFM in the testbench design.
<b>Timing</b>			
Fixed read latency (cycles)	0	N/A	Sets the read latency for fixed-latency slaves. Not used on interfaces that include the <code>readdatavalid</code> signal.

Parameter	Default Value	Legal Values	Description
<b>Fixed read wait time (cycles)</b>	<b>1</b>	N/A	For slave interfaces that do not use the <code>waitrequest</code> signal. The read wait time indicates the number of cycles before the slave responds to a read. The timing is as if the slave asserted <code>waitrequest</code> for this number of cycles.
<b>Fixed write wait time (cycles)</b>	<b>0</b>	N/A	For slave interfaces that do not use the <code>waitrequest</code> signal. The write wait time indicates the number of cycles before the slave accepts a write.
<b>Registered waitrequest</b>	<b>On</b>	<b>On/Off</b>	Specifies whether to turn on the register stage.
<b>Registered Incoming Signals</b>	<b>On</b>	<b>On/Off</b>	Specifies whether to register incoming signals.
<b>Interface Address Type</b>			
<b>Set slave interface address type to symbols or words</b>	<b>WORDS</b>	<b>WORDS / SYMBOLS</b>	Sets slave interface address type to symbols or words.

## Avalon-MM Slave BFM API

### `event_error_exceed_max_pending_reads()`

<b>Prototype:</b>	<code>event_error_exceed_max_pending_reads()</code>
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: <code>bfm_id, req_if</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Notifies the testbench that the BFM has more than the maximum pending reads in the pipelined read commands queue waiting to be processed.
<b>Language support:</b>	VHDL

### `event_command_received()`

<b>Prototype:</b>	<code>event_command_received()</code>
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: <code>bfm_id</code>
<b>Returns:</b>	<code>void</code>

<b>Description:</b>	Notifies the testbench that a command was received.
<b>Language support:</b>	VHDL

### event\_response\_issued()

<b>Prototype:</b>	event_response_issued()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a response was driven to the interface.
<b>Language support:</b>	VHDL

### event\_max\_response\_queue\_size()

<b>Prototype:</b>	event_max_response_queue_size()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the response queue size has reached the threshold limit.
<b>Language support:</b>	VHDL

### event\_min\_response\_queue\_size()

<b>Prototype:</b>	event_min_response_queue_size()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the response queue size is below the minimum limit.
<b>Language support:</b>	VHDL

**get\_clken()**

<b>Prototype:</b>	logic get_clken()
<b>Arguments:</b>	Verilog HDL: None VHDL: clken, bfm_id, req_if(bfm_id)
<b>Returns:</b>	logic
<b>Description:</b>	Returns the clock enable signal status.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_command\_address()**

<b>Prototype:</b>	bit [AV_ADDRESS_W-1:0] get_command_address()
<b>Arguments:</b>	Verilog HDL: None VHDL: command_address, bfm_id, req_if(bfm_id)
<b>Returns:</b>	bit [AV_ADDRESS_W-1:0]
<b>Description:</b>	Queries the received command descriptor for the transaction address.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_command\_arbiterlock()**

<b>Prototype:</b>	bit get_command_arbiterlock()
<b>Arguments:</b>	Verilog HDL: None VHDL: command_arbiterlock, bfm_id, req_if(bfm_id)
<b>Returns:</b>	bit
<b>Description:</b>	Queries the received command descriptor for the transaction arbiterlock.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_command\_burst\_count()**

<b>Prototype:</b>	[AV_BURSTCOUNT_W-1:0] get_command_burst_count()
-------------------	---

<b>Arguments:</b>	Verilog HDL: None VHDL: <code>command_burst_count, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>[AV_BURSTCOUNT_W-1:0]</code>
<b>Description:</b>	Queries the received command descriptor for the transaction burst count.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_command\_burst\_cycle()

<b>Prototype:</b>	<code>int get_command_burst_cycle()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>command_burst_cycle, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	Int
<b>Description:</b>	The slave BFM receives and processes write burst commands as a sequence of discrete commands. The number of commands corresponds to the burst count. A separate command descriptor is constructed for each write burst cycle. Each command corresponds to a partially completed burst. This method returns a burst cycle field telling the testbench which burst cycle was active when this descriptor was constructed. This facility enables the testbench to query partially completed write burst operations. The testbench can query the write data word on each burst cycle as it arrives. Consequently, the testbench can begin to process it immediately rather than waiting until the entire burst has been received. This facility means you can implement pipelined write burst processing in the testbench.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_command\_byte\_enable()

<b>Prototype:</b>	<code>bit [AV_NUMSYMBOLS-1:0] get_command_byte_enable (int index)</code>
<b>Arguments:</b>	Verilog HDL: <code>index</code> VHDL: <code>command_byte_enable, index, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>bit [AV_NUMSYMBOLS-1:0]</code>
<b>Description:</b>	Queries the received command descriptor for the transaction byte enable. For burst commands with burst count greater than 1, the index selects the data cycle.

<b>Language support:</b>	Verilog HDL, VHDL
--------------------------	-------------------

**get\_command\_data()**

<b>Prototype:</b>	<code>bit [AV_DATA_W-1:0] get_command_data(int index)</code>
<b>Arguments:</b>	Verilog HDL: <code>index</code> VHDL: <code>command_data, index, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>bit [AV_DATA_W-1:0]</code>
<b>Description:</b>	Queries the received command descriptor for the transaction write data. For burst commands with burst count greater than 1, the index selects the write data cycle.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_command\_debugaccess()**

<b>Prototype:</b>	<code>bit get_command_debugaccess()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>command_debugaccess, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>bit</code>
<b>Description:</b>	Queries the received command descriptor for the transaction debug access.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_command\_queue\_size()**

<b>Prototype:</b>	<code>int get_command_queue_size()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>command_queue_size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Queries the command queue to determine number of pending commands.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_command\_lock()

<b>Prototype:</b>	bit get_command_lock()
<b>Arguments:</b>	Verilog HDL: None VHDL: command_lock, bfm_id, req_if(bfm_id)
<b>Returns:</b>	bit
<b>Description:</b>	Queries the received command descriptor for the transaction lock.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_command\_request()

<b>Prototype:</b>	Request_t get_command_request()
<b>Arguments:</b>	Verilog HDL: None VHDL: command_request, bfm_id, req_if(bfm_id)
<b>Returns:</b>	Request_t (enumerated type)
<b>Description:</b>	Gets the received command descriptor to determine command request type. A command type may be REQ_READ or REQ_WRITE. These type values are defined in the enumerated type called Request_t, which is imported with the package named altera_avalon_mm_pkg.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_command\_transaction\_id()

<b>Prototype:</b>	AvalonTransactionId_t get_command_transaction_id()
<b>Arguments:</b>	Verilog HDL: None VHDL: command_transaction, bfm_id, req_if(bfm_id)
<b>Returns:</b>	AvalonTransactionId_t
<b>Description:</b>	Queries the received command descriptor for the transaction ID.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_command\_write\_response\_request()

<b>Prototype:</b>	AvalonTransactionId_t get_command_write_response_request()
-------------------	--

<b>Arguments:</b>	Verilog HDL: None VHDL: <code>command_write_response_request, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>AvalonTransactionId_t</code>
<b>Description:</b>	Queries the received command descriptor for the <code>write_response_request</code> field value. A value of 1 indicates that the master has requested for a write response.
<b>Language support:</b>	Verilog HDL, VHDL

### `get_pending_read_latency_cycle()`

<b>Prototype:</b>	<code>int get_pending_read_latency_cycle()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>pending_read_latency_cycle, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Queries the read command queue to determine the cycles needed for the Slave BFM to complete the current read response. This method notifies the master when the Slave BFM is ready to receive a command.
<b>Language support:</b>	Verilog HDL, VHDL

### `get_pending_write_latency_cycle()`

<b>Prototype:</b>	<code>int get__cycle()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>pending_write_latency, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Queries the write command queue to determine the cycles needed for the Slave BFM to complete the current write response.
<b>Language support:</b>	Verilog HDL, VHDL

### `get_response_queue_size()`

<b>Prototype:</b>	<code>int get_response_queue_size()</code>
-------------------	--

<b>Arguments:</b>	Verilog HDL: None VHDL: <code>response_queue_size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Queries the response queue to determine number of response descriptors pending.
<b>Language support:</b>	Verilog HDL, VHDL

## vget\_slave\_bfm\_status

<b>Prototype:</b>	<code>bit get_slave_bfm_status</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>slave_bfm_status, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>bit</code>
<b>Description:</b>	Queries the Slave BFM component to determine when the read transaction in the Slave BFM has reached the maximum read transactions. A return value of 1 means that the Slave BFM can no longer accept a new read command.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_version()

<b>Prototype:</b>	<code>string get_version()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	<code>String</code>
<b>Description:</b>	Returns BFM version as a string of three integers separated by periods. For example, version 10.1 sp1 is encoded as "10.1.1".
<b>Language support:</b>	Verilog HDL

## init()

<b>Prototype:</b>	<code>init()</code>
-------------------	---------------------

<b>Arguments:</b>	Verilog HDL: None VHDL: bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Initializes the Avalon-MM slave interface.
<b>Language support:</b>	Verilog HDL, VHDL

## pop\_command()

<b>Prototype:</b>	void pop_command()
<b>Arguments:</b>	Verilog HDL: None VHDL: bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Removes the command descriptor from the queue so that the testbench can query it using the get_command methods.
<b>Language support:</b>	Verilog HDL, VHDL

## push\_response()

<b>Prototype:</b>	void push_response()
<b>Arguments:</b>	Verilog HDL: None VHDL: bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Inserts the fully populated response transaction descriptor onto the response queue. The BFM removes response descriptors from the queue as soon as they are available. The BFM reads them and drives the Avalon-MM interface response plane.
<b>Language support:</b>	Verilog HDL, VHDL

## set\_command\_transaction\_mode()

<b>Prototype:</b>	void set_command_transaction_mode (int mode);
<b>Arguments:</b>	Verilog HDL: mode VHDL: mode, bfm_id, req_if(bfm_id)

<b>Returns:</b>	void
<b>Description:</b>	By default, write burst commands are consolidated into a single command transaction. The single command transaction contains the write data for all burst cycles in that command. This mode is set when the mode argument equals 0. When the mode argument is set to 1, the write burst commands yield one command transaction per burst cycle.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_interface\_wait\_time()

<b>Prototype:</b>	void set_interface_wait_time(int wait_cycles, int index)
<b>Arguments:</b>	Verilog HDL: wait_cycles, index VHDL: wait_cycles, index, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Specifies zero or more wait states to assert in each Avalon burst cycle by driving waitrequest active. With write burst commands, each write data cycle must wait the number of cycles corresponding to the cycle index. With read burst commands, there is only one command cycle corresponding to index 0 which can be forced to wait.
<b>Language support:</b>	Verilog HDL, VHDL

### vset\_max\_response\_queue\_size()

<b>Prototype:</b>	void set_max_response_queue_size(int size)
<b>Arguments:</b>	Verilog HDL: int size VHDL: int size, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the maximum pending response queue size threshold.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_min\_response\_queue\_size()

<b>Prototype:</b>	void set_min_response_queue_size(int size)
-------------------	--

<b>Arguments:</b>	Verilog HDL: <code>int size</code> VHDL: <code>int size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the minimum pending response queue size threshold.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_read\_response\_id()

<b>Prototype:</b>	<code>void set_read_response_id(AvalonTransactionId_t id)</code>
<b>Arguments:</b>	Verilog HDL: <code>AvalonTransactionId_t id</code> VHDL: <code>AvalonTransactionId_t id, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the transaction ID on the <code>avs_readid</code> pin.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_read\_response\_status()

<b>Prototype:</b>	<code>void set_read_response_status(AvalonReadResponse_t status, int index)</code>
<b>Arguments:</b>	Verilog HDL: <code>AvalonReadResponse_t status, int index</code> VHDL: <code>AvalonReadResponse_t status, int index, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the read response status code.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_response\_burst\_size()

<b>Prototype:</b>	<code>void set_response_burst_size(bit [AV_BURSTCOUNT_W-1:0] burst_size).</code>
<b>Arguments:</b>	Verilog HDL: <code>burst_size</code> VHDL: <code>burst_size, bfm_id, req_if(bfm_id)</code>

<b>Returns:</b>	void
<b>Description:</b>	Sets the transaction burst count in the response descriptor.
<b>Language support:</b>	Verilog HDL, VHDL

## set\_response\_data()

<b>Prototype:</b>	void set_response_data(bit [AV_DATA_W-1:0] data, int index).
<b>Arguments:</b>	Verilog HDL: data, index VHDL: data, index, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the transaction read data in the response descriptor. For burst transactions, the command descriptor holds an array of data, with each element individually set by this method.
<b>Language support:</b>	Verilog HDL, VHDL

## set\_response\_latency()

<b>Prototype:</b>	void set_response_latency(bit [31:0]latency, int index)
<b>Arguments:</b>	Verilog HDL: latency, index VHDL: latency, index, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	<p>Sets the response latency for read commands. The response is driven <code>latency</code> number of cycles after receiving the read command.</p> <p>Designs that set <code>USE_READDATAVALID</code> to 1, cannot set the response latency to 0. For read burst commands the following algorithm determines the read latency:</p> <ul style="list-style-type: none"> <li>• If there are no pending read responses for prior read commands, the response latency is counted from the cycle that the read command is accepted. The read is accepted when the read command is asserted and <code>waitrequest</code> is deasserted.</li> <li>• If there are pending responses for prior read commands, the response latency is counted from the cycle in which the read command is presented. The read command is presented when the read command is asserted even if <code>waitrequest</code> is asserted.</li> </ul>

<b>Language support:</b>	Verilog HDL, VHDL
--------------------------	-------------------

### set\_response\_request()

<b>Prototype:</b>	<code>void set_response_request(Request_t request)</code>
<b>Arguments:</b>	Verilog HDL: <code>Request_t request</code> VHDL: <code>Request_t request, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the transaction type to read or write in the response descriptor. The enumeration type defines <code>REQ_READ = 0</code> and <code>REQ_WRITE = 1</code> .
<b>Language support:</b>	Verilog HDL, VHDL

### set\_response\_timeout()

<b>Prototype:</b>	<code>void set_response_timeout(int cycles)</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the number of cycles that may elapse before timing out.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_write\_response\_id()

<b>Prototype:</b>	<code>void set_write_response_id(AvalonTransactionId_t id)</code>
<b>Arguments:</b>	Verilog HDL: <code>AvalonTransactionId_t id</code> VHDL: <code>AvalonTransactionId_t id, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the transaction ID on the <code>avs_writeid</code> pin.
<b>Language support:</b>	Verilog HDL, VHDL

## set\_write\_response\_status()

<b>Prototype:</b>	<code>void set_write_response_status(AvalonWriteResponse_t status, int index)</code>
<b>Arguments:</b>	Verilog HDL: <code>AvalonWriteResponse_t status, int index</code> VHDL: <code>AvalonWriteResponse_t status, int index, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the write response status code.
<b>Language support:</b>	Verilog HDL, VHDL

## signal\_command\_received()

<b>Prototype:</b>	<code>signal_command_received</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Notifies the testbench that a command has been detected on an Avalon-MM port. The testbench can respond with a <code>set_command_wait_time</code> call on receiving this event to dynamically back pressure the driving Avalon-MM master. Alternatively, the previously set <code>wait_time</code> might be used continuously for a set of transactions.
<b>Language support:</b>	Verilog HDL

## signal\_error\_exceed\_max\_pending\_reads

<b>Prototype:</b>	<code>signal_error_exceed_max_pending_reads</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Notifies the testbench of the error condition, in which the slave has more than <code>max_pending_reads</code> pipelined read commands queued and waiting to be processed.
<b>Language support:</b>	Verilog HDL

## signal\_max\_response\_queue\_size

<b>Prototype:</b>	signal_max_response_queue_size
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that the maximum pending transaction queue size threshold has been exceeded.
<b>Language support:</b>	Verilog HDL

## signal\_min\_command\_queue\_size

<b>Prototype:</b>	signal_min_response_queue_size
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that the pending transaction queue size is below the minimum threshold.
<b>Language support:</b>	Verilog HDL

## signal\_fatal\_error

<b>Prototype:</b>	signal_fatal_error
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a fatal error has occurred in this module.
<b>Language support:</b>	Verilog HDL

## signal\_response\_issued

<b>Prototype:</b>	signal_response_issued
-------------------	------------------------

<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a response has been driven out on the Avalon bus.
<b>Language support:</b>	Verilog HDL

2015.06.04

UG-01073



Subscribe



Send Feedback

The Avalon-MM Monitor verifies Avalon-MM interfaces using SystemVerilog assertions. In addition, it provides test coverage reports. The coverage reports provide the information necessary to determine when your test vectors provide sufficient test coverage of the DUT.

The Avalon-MM Monitor is implemented in SystemVerilog and uses the SystemVerilog Assertion (SVA) language. The SVA language is supported by the Synopsys VCS, and Mentor Graphics Questa simulators. If you are using ModelSim, the monitor component still compiles and simulates. However, the assertion checking is disabled.


The following figure shows a testbench that uses an Avalon-MM Monitor to test components with Avalon-MM interfaces. The monitor's Avalon-MM Master interface is connected to a component's Avalon-MM slave interface. An Avalon-MM Slave interface is connected to a component's Avalon-MM master interface. The test program communicates with the monitor. The test program can use the monitor's assertion checking and coverage groups to ensure that all legal parameter values for the DUT's Avalon-MM interface are tested. The Avalon-MM Monitor also includes a transaction collector feature to collect and monitor transaction status.

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered



Figure 7-1: Testbench Using an Avalon-MM Monitor with Avalon-MM Interfaces



## Parameters

The Avalon-MM Monitor supports the full range of signals defined for the Avalon-MM master and slave interfaces. You can customize the Avalon-MM master and slave interfaces using the parameters described in the following table.

Table 7-1: Parameters for the Avalon-MM Monitor

Parameter	Default Value	Legal Values	Description
<b>Port Widths</b>			
<b>Address width</b>	32	N/A	Address width in bits.
<b>Symbol width</b>	8	N/A	Data symbol width in bits. The symbol width should be 8 for byte-oriented interfaces.
<b>Number of symbols</b>	4	N/A	Numbers of symbols per word.
<b>Burstcount width</b>	3	N/A	The width of the burst count in bits.
<b>Readresponse width</b>	8	N/A	Read response signal width in bits.
<b>Writeresponse width</b>	8	N/A	Write response signal width in bits.
<b>Port Enables</b>			
<b>Use the read signal</b>	On	On/Off	When <b>On</b> , the interface includes a <code>read</code> pin.

Parameter	Default Value	Legal Values	Description
Use the write signal	On	On/ Off	When <b>On</b> , the interface includes a <code>write</code> pin.
Use the address signal	On	On/ Off	When <b>On</b> , the interface includes <code>address</code> pins.
Use the byte enable signal	On	On/ Off	When <b>On</b> , the interface includes <code>byte_enable</code> pins.
Use the burstcount signal	On	On/ Off	When <b>On</b> , the interface includes <code>burstcount</code> pins.
Use the readdata signal	On	On/ Off	When <b>On</b> , the interface includes a <code>readdata</code> pin.
Use the readdatavalid signal	On	On/ Off	When <b>On</b> , the interface includes a <code>readdatavalid</code> pin.
Use the writedata signal	On	On/ Off	When <b>On</b> , the interface includes a <code>writedata</code> pin.
Use the begintransfer signal	Off	On/ Off	When <b>On</b> , the interface includes <code>writedata</code> pins.
Use the beginburst-transfer signal	Off	On/ Off	When <b>On</b> , the interface includes a <code>beginburst-transfer</code> pins.
Use the waitrequest signal	On	On/ Off	When <b>On</b> , the interface includes a <code>waitrequest</code> pin.
Use the arbiterlock signal	Off	On/ Off	When <b>On</b> , the interface includes an <code>arbiterlock</code> pin.
Use the lock signal	Off	On/Off	When <b>On</b> , the interface includes a <code>lock</code> pin.
Use the debugaccess signal	Off	On/ Off	When <b>On</b> , the interface includes a <code>debugaccess</code> pin.
Use the transactionid signal	Off	On/ Off	When <b>On</b> , the interface includes a <code>transactionid</code> pin.
Use the writeresponse signal	Off	On/ Off	When <b>On</b> , the interface includes a <code>writeresponse</code> pin.
Use the readresponse signal	Off	On/ Off	When <b>On</b> , the interface includes a <code>readresponse</code> pin.
Use the clken signals	Off	On/ Off	When <b>On</b> , the interface includes a <code>clken</code> pin.
<b>Burst Attributes</b>			
Linewrap burst	On	On/ Off	When <b>On</b> , the address for bursts wraps instead of an incrementing. With a wrapping burst, when the address reaches a burst boundary, it wraps back to the previous burst boundary. Consequently, only the low order bits are used for addressing.

Parameter	Default Value	Legal Values	Description
<b>Burst on burst boundaries only</b>	<b>On</b>	<b>On/Off</b>	When <b>On</b> , memory bursts are aligned to the address size.
<b>Miscellaneous</b>			
<b>Read response timeout (cycles)</b>	<b>100</b>	N/A	Specifies when a timeout occurs if <code>readdatavalid</code> is not asserted.
<b>Avalon write timeout (cycles)</b>	<b>100</b>	N/A	Specifies when a timeout occurs if a burst write transfer has not completed.
<b>Waitrequest timeout (cycles)</b>	<b>1024</b>	N/A	Timeout period for the continuous assertion of <code>waitrequest</code> .
<b>Maximum pending reads</b>	<b>1</b>	N/A	Specifies the maximum number of pipelined reads that can be pending.
<b>Fixed read latency (cycles)</b>	<b>0</b>	N/A	Sets the read latency for fixed-latency slaves. Not used on interfaces that include the <code>readdatavalid</code> signal.
<b>Maximum read latency (cycles)</b>	<b>100</b>	N/A	Specifies the maximum read latency in cycle for test coverage function
<b>Maximum waitrequest read cycles (for coverage)</b>	<b>100</b>	N/A	Specifies the maximum wait time allowed for read cycle for coverage.
<b>Maximum waitrequest write cycles (for coverage)</b>	<b>100</b>	N/A	Maximum wait time allowed for write cycle for coverage.
<b>Maximum continuous read (cycles)</b>	<b>5</b>	N/A	Maximum continuous read time allowed for coverage.
<b>Maximum continuous write (cycles)</b>	<b>5</b>	N/A	Maximum continuous write time allowed for coverage.
<b>Maximum continuous waitrequest (cycles)</b>	<b>5</b>	N/A	Maximum continuous wait request time allowed for coverage.
<b>Maximum continuous readdatavalid (cycles)</b>	<b>5</b>	N/A	Maximum continuous <code>readdatavalid</code> time allowed for coverage.
<b>VHDL BFM ID</b>	<b>0</b>	0–1023	For VHDL BFMs only. Use this option to assign a unique number to each BFM in the testbench design.
<b>Timing</b>			
<b>Fixed read wait time (cycles)</b>	<b>1</b>	N/A	For master interfaces that do not use the <code>waitrequest</code> signal. The read wait time indicates the number of cycles before the master responds to a read. The timing is as if the master asserted <code>waitrequest</code> for this number of cycles.
<b>Fixed write wait time (cycles)</b>	<b>0</b>	N/A	For master interfaces that do not use the <code>waitrequest</code> signal. The write wait time indicates the number of cycles before the master accepts a write.

Parameter	Default Value	Legal Values	Description
Registered waitrequest	Off	On/ Off	Specifies whether to turn on the register stage.
Registered Incoming Signals	Off	On/ Off	Specifies whether to register incoming signals.

## Avalon-MM Monitor Assertion Checking API

Assertion checking uses the `enable_waitrequest_timeout` method to verify that `waitrequest` is asserted for fewer cycles than the `waitrequest` timeout period. If the timeout period is violated, an error message displays on the simulation console. Error flags are also displayed in the waveform viewer.

By default all assertions are enabled. However, depending on the parameterization of the Avalon-MM interface, some assertions are automatically disabled. For example, you might have to turn off some assertion checking to avoid the monitors generating error messages when injecting protocol errors. Protocol errors are typically injected to test the Avalon-MM component's error handling capability.

The names of all methods that enable assertions begin with `set_enable_a`. By default, if your testbench includes the Avalon-MM monitor, the checking function is enabled. You can disable checking with the `DISABLE_ALTERA_AVALON_SIM_SVA` macro.

### set\_enable\_a\_address\_align\_with\_data\_width()

<b>Prototype:</b>	<code>set_enable_a_address_align_with_data_width()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures the byte address that the master uses is aligned with the data width.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_beginbursttransfer\_exist()

<b>Prototype:</b>	<code>set_enable_a_beginbursttransfer_exist()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Enables an assertion that ensures <code>beginbursttransfer</code> is asserted during a transfer. It is disabled when <code>beginbursttransfer</code> is not used.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_beginbursttransfer\_legal()

<b>Prototype:</b>	<code>set_enable_a_beginbursttransfer_legal()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures <code>beginbursttransfer</code> is asserted with a <code>read</code> or <code>write</code> signal. It is disabled when <code>beginbursttransfer</code> is not used.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_beginbursttransfer\_single\_cycle()

<b>Prototype:</b>	<code>set_enable_a_beginbursttransfer_single_cycle()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures <code>beginbursttransfer</code> is asserted for a single cycle regardless of the behavior of the <code>waitrequest</code> signal. It is disabled when <code>beginbursttransfer</code> is not used.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_begintransfer\_exist()

<b>Prototype:</b>	<code>set_enable_a_begintransfer_exist()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Enables an assertion that ensures <code>begintransfer</code> is asserted during any single transfer. Disabled when either <code>begintransfer</code> is not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_begintransfer\_legal()

<b>Prototype:</b>	<code>set_enable_a_begintransfer_legal()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures <code>begintransfer</code> is asserted together with either <code>read</code> or <code>write</code> . Disabled when either <code>begintransfer</code> is not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_begintransfer\_single\_cycle()

<b>Prototype:</b>	<code>set_enable_a_begintransfer_single_cycle()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures <code>begintransfer</code> is asserted for only 1 cycle and not reasserted for any single transfer, regardless of the status of the <code>waitrequest</code> signal.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_burst\_legal()

<b>Prototype:</b>	<code>set_enable_a_burst_legal()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Enables an assertion that ensures that the total number of assertions for the <code>write</code> and <code>readdatavalid</code> is the same as the <code>burstcount</code> for any burst transfer. Disabled when burst transfers are not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_byteenable\_legal()

<b>Prototype:</b>	<code>set_enable_a_byteenable_legal()</code>
<b>Arguments:</b>	Verilog HDL: <code>Boolean</code> VHDL: N.A.
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Enables an assertion that ensures the <code>byteenable</code> value is legal value. Disabled when <code>byteenable</code> is not supported.  For more information about legal byte enables, refer to the <i>Avalon Interface Specifications</i> .
<b>Language support:</b>	Verilog HDL

#### Related Information

[Avalon Interface Specifications](#)

### set\_enable\_a\_constant\_during\_burst()

<b>Prototype:</b>	<code>set_enable_a_constant_during_burst()</code>
<b>Arguments:</b>	Verilog HDL: <code>Boolean</code> VHDL: N.A.
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Enables an assertion ensuring <code>address</code> , <code>burstcount</code> , and <code>byteenable</code> are held constant in a write burst transfer. Disabled when <code>waitrequest</code> is not supported. Disabled when burst transfers are not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_constant\_during\_clk\_disabled()

<b>Prototype:</b>	<code>set_enable_a_constant_during_clk_disabled()</code>
-------------------	--

<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures that all signals are held constant if <code>clken</code> is deasserted.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_constant\_during\_waitrequest()

<b>Prototype:</b>	<code>set_enable_a_constant_during_waitrequest()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion ensuring <code>read</code> , <code>write</code> , <code>writedata</code> , <code>address</code> , <code>burstcount</code> , and <code>byteenable</code> are held constant if <code>waitrequest</code> is asserted. Disabled when <code>waitrequest</code> is not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_exclusive\_read\_write()

<b>Prototype:</b>	<code>set_enable_a_exclusive_read_write()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures <code>read</code> and <code>write</code> are not asserted simultaneously. Disabled when either <code>read</code> or <code>write</code> is not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_half\_cycle\_reset\_legal()

<b>Prototype:</b>	<code>set_enable_a_half_cycle_reset_legal()</code>
-------------------	--

<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures <code>reset</code> is asserted correctly.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_less\_than\_burstcount\_max\_size()

<b>Prototype:</b>	<code>set_enable_a_less_than_burstcount_max_size()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures <code>burstcount</code> size is less than or equal to the maximum burst size, $2^{**}(\text{AV\_BURSTCOUNT\_W}-1)$ . Disabled when either burst transfers are not supported or the bust size is less than 1.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_less\_than\_maximumpendingreadtransactions()

<b>Prototype:</b>	<code>set_enable_a_less_than_maximumpendingreadtransactions()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures that the number of pending read transfers is less than <code>maximumPendingReadTransactions</code> . Disabled when either <code>read</code> is not supported or <code>maximumPendingReadTransactions</code> is less than 1.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_no\_readdatavalid\_during\_reset()

<b>Prototype:</b>	<code>set_enable_a_no_readdatavalid_during_reset()</code>
-------------------	---

<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures that <code>readdatavalid</code> is deasserted if <code>reset</code> is asserted. Disabled when <code>readdatavalid</code> is not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_no\_read\_during\_reset()

<b>Prototype:</b>	<code>set_enable_a_no_read_during_reset()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures <code>read</code> is deasserted if <code>reset</code> is asserted. Disabled when <code>read</code> is not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_no\_write\_during\_reset()

<b>Prototype:</b>	<code>set_enable_a_no_write_during_reset()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures <code>write</code> is deasserted if <code>reset</code> is asserted. Disabled when <code>write</code> is not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_readid\_sequence()

<b>Prototype:</b>	<code>set_enable_a_readid_sequence()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.

<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that verifies if the <code>readid</code> sequence follows the sequence of the <code>transactionid</code> .
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_read\_response\_sequence()

<b>Prototype:</b>	<code>set_enable_a_read_response_sequence()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures <code>readdatavalid</code> is asserted while read is asserted for the same read transfer.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_read\_response\_timeout()

<b>Prototype:</b>	<code>set_enable_a_read_response_timeout()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures <code>readdatavalid</code> is asserted within maximum allowed timeout period. Disabled when either <code>readdatavalid</code> is not supported or the maximum allowed timeout period is less than 1.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_register\_incoming\_signals()

<b>Prototype:</b>	<code>set_enable_a_register_incoming_signals()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Enables an assertion that ensures <code>waitrequest</code> is asserted at all times and deasserts a single clock cycle after a read or write transaction.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_waitrequest\_during\_reset()

<b>Prototype:</b>	<code>set_enable_a_waitrequest_during_reset1()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures that <code>waitrequest</code> is asserted if <code>reset</code> is asserted. Disabled when <code>waitrequest</code> is not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_waitrequest\_timeout()

<b>Prototype:</b>	<code>set_enable_a_waitrequest_timeout()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures <code>waitrequest</code> is not asserted continuously for more than maximum allowed timeout period. Disabled when either <code>waitrequest</code> is not supported or the maximum timeout period is less than 1.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_write\_burst\_timeout()

<b>Prototype:</b>	<code>set_enable_a_write_burst_timeout()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Enables an assertion that ensures that the write burst transfer is completed within maximum allowed timeout period. Disabled when write burst transfers are not supported or the write burst timeout period is less than 1 cycle.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_writeid\_sequence()

<b>Prototype:</b>	set_enable_a_writeid_sequence()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that verifies if the <code>writeid</code> sequence follows the sequence of the <code>transactionid</code> .
<b>Language support:</b>	Verilog HDL

### Coverage Group

Coverage group ensures that the verification suite tests all expected functionality of the interface. For example, the `cover_b2b_read_write` method ensures that the verification suite includes a test for sequential read and write commands. The Avalon-MM Monitor includes 30 coverage groups. By default all coverage groups are enabled. However, depending on the parameterization of a the Avalon-MM interface, some coverage groups are automatically disabled. For example, if the interface does not allow burst transfers, the coverage groups that test burst transfers are automatically disabled. The names of all methods that enable coverage functionality begin with `set_enable_c`.

To generate the coverage report when using the Synopsys VCS simulator, use the following command:

```
urg -dir simv.vdb
```

To generate the coverage report when using the ModelSim-Altera software, use the following command:

```
run -all
coverage report -details -file report.rpt
```

### set\_enable\_c\_b2b\_read\_read()

<b>Prototype:</b>	set_enable_c_b2b_read_read()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.

<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test back-to-back read transfers. This method is disabled when reads are not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_b2b\_read\_write()

<b>Prototype:</b>	set_enable_c_b2b_read_write()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test a read transfer immediately followed by a write transfer. This method is disabled when reads or writes are not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_b2b\_write\_read()

<b>Prototype:</b>	set_enable_c_b2b_write_read()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test a write transfer immediately followed by a read. This method is disabled if either reads or writes are not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_b2b\_write\_write()

<b>Prototype:</b>	set_enable_c_b2b_write_write()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Enables a coverage group to test back-to-back write transfers. This method is disabled if writes are not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_continuous\_read()

<b>Prototype:</b>	set_enable_c_continuous_read()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test continuous read transfers from 2 cycles until AV_MAX_CONTINUOUS_READ. Continuous read cycles of more than AV_MAX_CONTINUOUS_READ goes to another bin.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_continuous\_readdatavalid()

<b>Prototype:</b>	set_enable_c_continuous_readdatavalid()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test continuous readdatavalid transfers from 2 cycles until AV_MAX_CONTINUOUS_READDATAVALID. Continuous read cycles of more than AV_MAX_CONTINUOUS_READDATAVALID goes to another bin.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_continuous\_waitrequest()

<b>Prototype:</b>	set_enable_c_continuous_waitrequest()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Enables a coverage group to test continuous waitrequest transfers from 2 cycles until AV_MAX_CONTINUOUS_WAITREQUEST. Continuous read cycles of more than AV_MAX_CONTINUOUS_WAITREQUEST goes to another bin.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_continuous\_waitrequest\_from\_idle\_to\_read()

<b>Prototype:</b>	set_enable_c_continuous_waitrequest_from_idle_to_read()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test waitrequest transfers from their idle state until a waitrequest read.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_continuous\_waitrequest\_from\_idle\_to\_write()

<b>Prototype:</b>	set_enable_c_continuous_waitrequest_from_idle_to_write()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test waitrequest transfers from their idle state until a waitrequest write.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_continuous\_write()

<b>Prototype:</b>	set_enable_c_continuous_write()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Enables a coverage group to test continuous write transfers from 2 cycles until <code>AV_MAX_CONTINUOUS_WRITE</code> . Continuous write cycles of more than <code>AV_MAX_CONTINUOUS_WRITE</code> goes to another bin.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_idle\_before\_transaction()

<b>Prototype:</b>	<code>set_enable_c_idle_before_transaction()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to count idle cycles before read or write transactions.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_idle\_in\_read\_response()

<b>Prototype:</b>	<code>set_enable_c_idle_in_read_response()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to count idle cycles during a read burst response. This method is disabled if reads or <code>readdatavalids</code> are not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_idle\_in\_write\_burst()

<b>Prototype:</b>	<code>set_enable_c_idle_in_write_burst()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Enables a coverage group to count idle cycles during a write burst transaction. This method is disabled if writes are not supported.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_pending\_read()**

<b>Prototype:</b>	set_enable_c_pending_read()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test pending read support. It covers all values for up to the maximum number of pending reads. This method is disabled when either reads or pipelined reads are not supported.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_read()**

<b>Prototype:</b>	set_enable_c_read()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test read transfers. This method is disabled when reads are not supported.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_read\_after\_reset()**

<b>Prototype:</b>	set_enable_c_read_after_reset()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test read transfers after reset.

<b>Language support:</b>	Verilog HDL
--------------------------	-------------

**set\_enable\_c\_read\_burstcount()**

<b>Prototype:</b>	set_enable_c_read_burstcount()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group tests different sizes of <code>burstcount</code> during read burst transfers. Tests all possible values of <code>burstcount</code> . Disabled when either burst transfers or reads are not supported, or the maximum burst is less than 1.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_read\_byteenable()**

<b>Prototype:</b>	set_enable_c_read_byteenable()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group ensures all legal values of the <code>byteenable</code> signal are asserted during read transfers. It is disabled when either <code>byteenable</code> or <code>read</code> is not supported.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_read\_latency()**

<b>Prototype:</b>	set_enable_c_read_latency()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test all values of the read latency parameter. This method is disabled if <code>read</code> or <code>readdatavalids</code> are not supported, or if the maximum read latency is less than 1.

<b>Language support:</b>	Verilog HDL
--------------------------	-------------

**set\_enable\_c\_read\_response()**

<b>Prototype:</b>	set_enable_c_read_response()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test each bit of the valid readresponse that represent dfferent status.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_waitrequest\_in\_write\_burst()**

<b>Prototype:</b>	set_enable_c_waitrequest_in_write_burst()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test the values of the waitrequest parameter during write burst transfers.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_waitrequest\_read()**

<b>Prototype:</b>	set_enable_c_waitrequest_read()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test all values of the wait request timeout parameter during read transfers. This method is disabled if read or waitrequest are not supported or the waitrequestt timeout period is less than 1.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_waitrequest\_without\_command()**

<b>Prototype:</b>	set_enable_c_waitrequest_without_command()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to verify that no command is asserted between the time when waitrequest is asserted until waitrequest is deasserted.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_waitrequested\_write()**

<b>Prototype:</b>	set_enable_c_waitrequested_write()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test all values of the waitrequest timeout parameter. Disabled if write or waitrequest are not supported or if the waitrequest timeout period is less than 1.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_write()**

<b>Prototype:</b>	set_enable_c_write()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test write transfers. This method is disabled when writes are not supported.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_write\_with\_and\_without\_writeresponserequest()**

<b>Prototype:</b>	set_enable_c_write_with_and_without_writeresponserequest()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test write transactions with or without <code>writeresponserequest</code> .
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_write\_after\_reset()**

<b>Prototype:</b>	set_enable_c_write_after_reset()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test write transfers after reset.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_write\_burstcount()**

<b>Prototype:</b>	set_enable_c_write_burstcount()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test different sizes of <code>burstcount</code> during write burst transfers. It tests all possible values of <code>burstcount</code> . Disabled when either burst transfers or writes are not supported, or the maximum burst is less than 1.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_write\_byteenable()**

<b>Prototype:</b>	set_enable_c_write_byteenable()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group ensuring all legal values of the <code>byteenable</code> signal are asserted during write transfers. It is disabled when either <code>byteenable</code> or <code>write</code> is not supported.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_write\_response()**

<b>Prototype:</b>	set_enable_c_write_response()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage group to test each bit of the valid <code>writeresponse</code> that represent dfferent status.
<b>Language support:</b>	Verilog HDL

**Transaction Monitoring**

The transaction collector module monitors transactions. The transaction collector performs the following functions:

- Collects the transactions
- Encapsulates transactions into descriptors
- Inserts the transactions into a queue.

The API provides functions to query the transactions in the queue and disposes them as they are processed. By default the transaction collector module is disabled. You must define the `ENABLE_ALTERA_AVALON_TRANSACTION_RECORDING` Verilog macro to enable this feature. This macro is required to ensure backward compatibility and to avoid breaking existing test cases.

**event\_transaction\_fifo\_threshold()**

<b>Prototype:</b>	event_transaction_fifo_threshold()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: <code>bfm_id</code>

<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the transaction FIFO threshold level was exceeded.
<b>Language support:</b>	VHDL

### event\_transaction\_fifo\_overflow()

<b>Prototype:</b>	event_transaction_fifo_overflow()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the transaction FIFO is full and further transactions will be dropped.
<b>Language support:</b>	VHDL

### event\_command\_received()

<b>Prototype:</b>	event_command_received()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a command was received.
<b>Language support:</b>	VHDL

### event\_read\_response\_complete()

<b>Prototype:</b>	event_read_response_complete()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a read response was received.

<b>Language support:</b>	VHDL
--------------------------	------

**event\_write\_response\_complete()**

<b>Prototype:</b>	event_write_response_complete()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a write response was received.
<b>Language support:</b>	VHDL

**event\_response\_complete()**

<b>Prototype:</b>	event_response_complete()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a read/write response was received.
<b>Language support:</b>	VHDL

**get\_clken()**

<b>Prototype:</b>	logic get_clken()
<b>Arguments:</b>	Verilog HDL: None VHDL: clken, bfm_id, req_if(bfm_id)
<b>Returns:</b>	logic
<b>Description:</b>	Returns the clock enable signal status.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_version()**

<b>Prototype:</b>	string get_version()
-------------------	----------------------

<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	String
<b>Description:</b>	Returns BFM version as a string of three integers separated by periods. For example, version 10.1 sp1 is encoded as "10.1.1".
<b>Language support:</b>	Verilog HDL

**get\_command\_address()**

<b>Prototype:</b>	bit [AV_ADDRESS_W-1:0] get_command_address()
<b>Arguments:</b>	Verilog HDL: None VHDL: command_address, bfm_id, req_if(bfm_id)
<b>Returns:</b>	bit [AV_ADDRESS_W-1:0]
<b>Description:</b>	Queries the received command descriptor for the transaction address.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_command\_arbiterlock()**

<b>Prototype:</b>	bit get_command_arbiterlock()
<b>Arguments:</b>	Verilog HDL: None VHDL: command_arbiterlock, bfm_id, req_if(bfm_id)
<b>Returns:</b>	bit
<b>Description:</b>	Queries the received command descriptor for the transaction arbiterlock.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_command\_burst\_count()**

<b>Prototype:</b>	[AV_BURSTCOUNT_W-1:0] get_command_burst_count()
<b>Arguments:</b>	Verilog HDL: None VHDL: command_burst_count, bfm_id, req_if(bfm_id)

<b>Returns:</b>	[AV_BURSTCOUNT_W-1:0]
<b>Description:</b>	Queries the received command descriptor for the transaction burst count.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_command\_burst\_cycle()**

<b>Prototype:</b>	int get_command_burst_cycle()
<b>Arguments:</b>	Verilog HDL: None VHDL: command_burst_cycle, bfm_id, req_if(bfm_id)
<b>Returns:</b>	Int
<b>Description:</b>	<p>The slave BFM receives and processes write burst commands as a discrete sequence. The number of commands corresponds to the burst count. A separate command descriptor is constructed for each write burst cycle, corresponding to a partially completed burst.</p> <p>This method returns a burst cycle field specifying the burst cycle that was active when this descriptor was constructed. This facility enables the testbench to query partially completed write burst operations. The testbench can query the write data word on each burst cycle as it arrives. The testbench can begin to process it immediately. The testbench does not have to wait until the entire burst has been received. Consequently, it is possible to perform pipelined write burst processing in the testbench.</p>
<b>Language support:</b>	Verilog HDL, VHDL

**get\_command\_byte\_enable()**

<b>Prototype:</b>	bit [AV_NUMSYMBOLS-1:0] get_command_byte_enable (int index)
<b>Arguments:</b>	Verilog HDL: index VHDL: command_byte_enable, index, bfm_id, req_if(bfm_id)
<b>Returns:</b>	bit[AV_NUMSYMBOLS-1:0]
<b>Description:</b>	Queries the received command descriptor for the transaction byte enable. For burst commands with burst count greater than 1, the index selects the data cycle.

<b>Language support:</b>	Verilog HDL, VHDL
--------------------------	-------------------

**get\_command\_data()**

<b>Prototype:</b>	<code>bit [AV_DATA_W-1:0] get_command_data(int index)</code>
<b>Arguments:</b>	Verilog HDL: <code>index</code> VHDL: <code>command_data, index, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>bit[AV_DATA_W-1:0]</code>
<b>Description:</b>	Queries the received command descriptor for the transaction write data. For burst commands with burst count greater than 1, the index selects the write data cycle.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_command\_debugaccess()**

<b>Prototype:</b>	<code>bit get_command_debugaccess()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>command_debugaccess, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>bit</code>
<b>Description:</b>	Queries the received command descriptor for the transaction debug access.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_command\_issued\_queue\_size()**

<b>Prototype:</b>	<code>int get_command_issued_queue_size()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>command_issued_queue_size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Queries the command issued queue to determine number of pending commands.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_command\_queue\_size()**

<b>Prototype:</b>	<code>int get_command_queue_size()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>command_queue_size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Queries the command queue to determine number of pending commands.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_command\_lock()**

<b>Prototype:</b>	<code>bit get_command_lock()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>command_lock, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>bit</code>
<b>Description:</b>	Queries the received command descriptor for the transaction lock.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_command\_request()**

<b>Prototype:</b>	<code>Request_t get_command_request()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>command_request, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>Request_t</code> (enumerated type)
<b>Description:</b>	Gets the received command descriptor to determine command request type. A command type may be <code>REQ_READ</code> or <code>REQ_WRITE</code> . These type values are defined in the enumerated type called <code>Request_t</code> , which is imported with the package named <code>altera_avalon_mm_pkg</code> .
<b>Language support:</b>	Verilog HDL, VHDL

### get\_command\_transaction\_id()

<b>Prototype:</b>	AvalonTransactionId_t get_command_transaction_id()
<b>Arguments:</b>	Verilog HDL: None VHDL: command_transaction_id, bfm_id, req_if(bfm_id)
<b>Returns:</b>	AvalonTransactionId_t
<b>Description:</b>	Queries the received command descriptor for the transaction ID.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_command\_write\_response\_request()

<b>Prototype:</b>	AvalonTransactionId_t get_command_write_response_request()
<b>Arguments:</b>	Verilog HDL: None VHDL: command_write_response_request, bfm_id, req_if(bfm_id)
<b>Returns:</b>	AvalonTransactionId_t
<b>Description:</b>	Queries the received command descriptor for the <code>write_response_request</code> field value. A value of 1 indicates that the master has requested for a write response.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_read\_response\_queue\_size()

<b>Prototype:</b>	int get_read_response_queue_size()
<b>Arguments:</b>	Verilog HDL: None VHDL: read_response_queue_size, bfm_id, req_if(bfm_id)
<b>Returns:</b>	int
<b>Description:</b>	Queries the read response queue to determine number of response descriptors currently stored in the BFM. This is the number of responses the test program can immediately remove from the response queue for further processing.

<b>Language support:</b>	Verilog HDL, VHDL
--------------------------	-------------------

**get\_response\_address()**

<b>Prototype:</b>	bit [AV_ADDRESS_W-1:0] get_response_address()
<b>Arguments:</b>	Verilog HDL: None VHDL: response_address, bfm_id, req_if(bfm_id)
<b>Returns:</b>	bit[AV_ADDRESS_W-1:0]
<b>Description:</b>	Returns the transaction address in the response descriptor that has been removed from the response queue.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_response\_byte\_enable()**

<b>Prototype:</b>	bit [AV_NUMSYMBOLS-1:0] get_response_byte_enable(int index)
<b>Arguments:</b>	Verilog HDL: index VHDL: response_byte_enable, index, bfm_id, req_if(bfm_id)
<b>Returns:</b>	bit[AV_NUMSYMBOLS-1:0]
<b>Description:</b>	Returns the value of the byte enables in the response descriptor that has been removed from the response queue. Each cycle of a burst response is addressed individually by the specified index.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_response\_burst\_size()**

<b>Prototype:</b>	bit [AV_BURSTCOUNT_W-1:0] get_response_burst_size()
<b>Arguments:</b>	Verilog HDL: None VHDL: response_burst_size, bfm_id, req_if(bfm_id)
<b>Returns:</b>	bit[AV_BURSTCOUNT_W-1:0]
<b>Description:</b>	Returns the size of the response transaction burst count in the response descriptor that has been removed from the response queue.

<b>Language support:</b>	Verilog HDL, VHDL
<b>get_response_data()</b>	
<b>Prototype:</b>	<code>bit [AV_DATA_W-1:0] get_response_data(int index)</code>
<b>Arguments:</b>	Verilog HDL: <code>index</code> VHDL: <code>response_data, index, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>bit[AV_DATA_W-1:0]</code>
<b>Description:</b>	Returns the transaction read data in the response descriptor that was removed from the response queue. Each cycle in a burst response is addressed individually by the specified index. In the case of read responses, the data is the data captured on the <code>avm_readdata</code> interface pin. In the case of write responses, the data on the driven <code>avm_writedata</code> pin is captured and reflected here.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_response\_latency()**

<b>Prototype:</b>	<code>int get_response_latency(int index)</code>
<b>Arguments:</b>	Verilog HDL: <code>index</code> VHDL: <code>response_latency, index, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Returns the transaction read latency in the response descriptor that has been removed from the response queue. Each cycle in a burst read has its own latency entry.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_response\_queue\_size()**

<b>Prototype:</b>	<code>int get_response_queue_size()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>response_queue_size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>automatic int</code>

<b>Description:</b>	Queries the response queue to determine number of response descriptors currently stored in the BFM. This is the number of responses the test program can immediately remove from the response queue for further processing.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_response\_read\_id()**

<b>Prototype:</b>	AvalonTransactionId_t get_response_read_id()
<b>Arguments:</b>	Verilog HDL: None VHDL: response_read_id, bfm_id, req_if(bfm_id)
<b>Returns:</b>	AvalonTransactionId_t
<b>Description:</b>	Returns the read id of the transaction in the response descriptor that has been removed from the response queue.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_response\_read\_response()**

<b>Prototype:</b>	AvalonReadResponse_t get_response_read_response(int index)
<b>Arguments:</b>	Verilog HDL: int index VHDL: response_read_response, int index, bfm_id, req_if(bfm_id)
<b>Returns:</b>	AvalonReadResponse_t
<b>Description:</b>	Returns the transaction read status in the response descriptor that has been removed from the response queue.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_response\_request()**

<b>Prototype:</b>	Request_t get_response_request()
<b>Arguments:</b>	Verilog HDL: None VHDL: response_request, bfm_id, req_if(bfm_id)
<b>Returns:</b>	Request_t

<b>Description:</b>	Returns the transaction command type in the response descriptor that has been removed from the response queue.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_response\_wait\_time()**

<b>Prototype:</b>	<code>int get_response_wait_time(int index)</code>
<b>Arguments:</b>	Verilog HDL: <code>index</code> VHDL: <code>response_wait_time, index, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Returns the wait latency for transaction in the response descriptor that has been removed from the response queue. Each cycle in a burst has its own wait latency entry.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_response\_write\_id()**

<b>Prototype:</b>	<code>AvalonTransactionId_t get_response_write_id()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>response_write_id, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>AvalonTransactionId_t</code>
<b>Description:</b>	Returns the write id of the transaction in the response descriptor that has been removed from the response queue.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_response\_write\_response()**

<b>Prototype:</b>	<code>AvalonWriteResponse_t get_response_write_response(int index)</code>
<b>Arguments:</b>	Verilog HDL: <code>index</code> VHDL: <code>response_write_response, index, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>AvalonWriteResponse_t</code>

<b>Description:</b>	Returns the transaction write status in the response descriptor that has been removed from the response queue.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_transaction\_fifo\_max()**

<b>Prototype:</b>	<code>int get_transaction_fifo_max()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transaction_fifo_max, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Gets the maximum transaction FIFO depth.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_transaction\_fifo\_threshold()**

<b>Prototype:</b>	<code>int get_transaction_fifo_threshold()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transaction_fifo_threshold, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Gets the transaction FIFO threshold level.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_write\_response\_queue\_size()**

<b>Prototype:</b>	<code>int get_write_response_queue_size()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>write_response_queue_size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Queries the write response queue to determine number of response descriptors currently stored in the BFM. This is the number of responses the test program can immediately remove from the response queue for further processing.

<b>Language support:</b>	Verilog HDL, VHDL
--------------------------	-------------------

### init()

<b>Prototype:</b>	<code>init()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Initializes the counters and clears the queue.
<b>Language support:</b>	Verilog HDL, VHDL

### pop\_command()

<b>Prototype:</b>	<code>pop_command()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>Void</code>
<b>Description:</b>	Removes the command descriptor from the queue so that the testbench can query it with the <code>get_command</code> methods.
<b>Language support:</b>	Verilog HDL, VHDL

### pop\_response()

<b>Prototype:</b>	<code>void pop_response()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Removes the transaction descriptor from the queue so that the testbench can query it with the <code>get_command</code> methods. Sequence counter is initialized to 1.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_command\_transaction\_mode()**

<b>Prototype:</b>	set_command_transaction_mode()
<b>Arguments:</b>	Verilog HDL: int mode VHDL: int mode, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	By default, write burst commands are consolidated into a single command transaction containing the write data for all burst cycles in that command. This mode is set when the mode argument equals 0. When the mode argument is set to 1, the default is overridden. Write burst commands yield one command transaction per burst cycle.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_transaction\_fifo\_max()**

<b>Prototype:</b>	set_transaction_fifo_max()
<b>Arguments:</b>	Verilog HDL: int level VHDL: int level, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void.
<b>Description:</b>	Sets the maximum transaction level of the FIFO. The event signal_transaction_fifo_max is triggered when this level is exceeded.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_transaction\_fifo\_threshold()**

<b>Prototype:</b>	set_transaction_fifo_threshold()
<b>Arguments:</b>	Verilog HDL: int level VHDL: int level, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void.
<b>Description:</b>	Sets the threshold alert level of the FIFO. The event signal_transaction_fifo_threshold is triggered when this level is exceeded.
<b>Language support:</b>	Verilog HDL, VHDL

**signal\_command\_received**

<b>Prototype:</b>	signal_command_received
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a command was detected on the Avalon port. When this event is received, the testbench responds with a <code>set_interface_wait_time</code> call. This call dynamically backpressures the driving Avalon master.
<b>Language support:</b>	Verilog HDL

**signal\_fatal\_error**

<b>Prototype:</b>	signal_fatal_error
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a fatal error has occurred in this module.
<b>Language support:</b>	Verilog HDL

**signal\_read\_response\_complete**

<b>Prototype:</b>	signal_read_response_complete
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the read response has been received and inserted into the response queue.
<b>Language support:</b>	Verilog HDL

**signal\_response\_complete**

<b>Prototype:</b>	signal_response_complete
-------------------	--------------------------

<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Triggers when either <code>signal_read_response_complete</code> or <code>signal_write_response_complete</code> is triggered. Indicates that either a read or a write response was received and inserted into the response queue.
<b>Language support:</b>	Verilog HDL

### signal\_transaction\_fifo\_overflow

<b>Prototype:</b>	<code>signal_transaction_fifo_overflow</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the FIFO is full and further transactions are dropped.
<b>Language support:</b>	Verilog HDL

### signal\_transaction\_fifo\_threshold

<b>Prototype:</b>	<code>signal_transaction_fifo_threshold</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the transaction FIFO threshold level has exceeded.
<b>Language support:</b>	Verilog HDL

### signal\_write\_response\_complete

<b>Prototype:</b>	<code>signal_write_response_complete</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.

<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the write response has been received and inserted into the response queue.
<b>Language support:</b>	Verilog HDL

2015.06.04

UG-01073



Subscribe




Send Feedback

The Avalon-ST Source BFM implements the Avalon-ST interface protocol. The Avalon-ST protocol is point-to-point, packet oriented, and drives unidirectional data. This BFM component includes a procedural interface to control signals on the Avalon-ST interface, including: ready, start of packet, and end of packet.

The following figure shows the top-level modules for a testbench. This testbench uses an Avalon-ST Source BFM to verify an Avalon-ST sink component. In addition to the Altera-provided Avalon-ST Source BFM component, the testbench typically includes a test program and the DUT.

**Note:** The BFMs allow illegal transactions so that you can test the error-handling functionality of your DUT. Consequently, you cannot rely on the BFMs to guarantee protocol compliance. The Avalon Monitor components verify protocol compliance.

**Figure 8-1: Top-Level Module to Verify an Avalon-ST Sink Device**



### Related Information

[Avalon Interface Specifications](#)

## Timing

The following figure illustrates the timing for an Avalon-ST Source BFM sending data to a sink. In the first instance the sink is not ready when the source has data. In the second instance, the sink is ready but the source does not initially have valid data.

**Note:** The Avalon-ST BFM behaves differently depending on whether the sink's `READY_LATENCY = 0` or `READY_LATENCY > 0`. When the ready latency is 0, the source BFM holds its current transaction until the sink is ready. When the ready latency is greater than 0, the BFM drives idles until the sink is ready. Then, it drives the transaction.


© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered

**ALTERA**®

**Figure 8-2: Avalon-ST Source Sending Data to a Sink**

The following figure illustrates the timing when `READY_LATENCY = 0`.

**Table 8-1: Key to Annotations**

The following table explains the annotations used in the figure.


Symbol	Description
$T_{idle}$	The idle time before a transactions. This time is set by the command <code>set_transaction_idles</code> .
$T_{rl\_1}$	The response latency for the first source to sink transaction, which is 3 cycles. The source gets this time using the <code>get_response_latency</code> command.
$S_{src\_dr}$	Signals that the source is driving valid data. The event name is <code>signal_src_driving_transaction</code> .
$S_{src\_rdy}$	Signals the source has received the assertion of <code>ready</code> from the sink. The event name is <code>signal_src_ready</code> .
$S_{tc}$	Signals the first transaction is complete. The event name is <code>signal_src_transaction_complete</code> .
$S_{src\_~rdy}$	Signals the source has received the deassertion of <code>ready</code> from the sink. The event name is <code>signal_src_not_ready</code> .

## Block Diagram

The following figure provides a block diagram of the Avalon-ST Source BFM. The BFM includes the following six major blocks:

- Avalon-ST Source API—Provides methods to create Avalon-ST transactions and query the state of all queues.
- Transaction Descriptor—Accumulates the fields of an Avalon-ST command and inserts completed commands onto the pending command queue.
- Avalon-ST Physical Driver—Issues transfers and holds each transfer until `ready` is asserted.
- Physical Bus Monitor—Monitors the physical layer and reports on the status of the ready signal to the Physical Bus Driver and the Public Events module.
- Public Events—Signals the events described in the API.
- Response Descriptor—Collects information about completed transactions.

Figure 8-3: Block Diagram of the Avalon-ST Source BFM



## Parameters

The Avalon-ST Source BFM supports all the of the signals defined for the Avalon-ST source interface. The following table lists the parameters to customize the Avalon-ST Source interface.

Table 8-2: Parameters for the Avalon-ST Source BFM

Parameter	Default Value	Legal Values	Description
<b>Port Enables</b>			
<b>Include the signals to support packets</b>	<b>Off</b>	<b>On/Off</b>	When On, the interface includes the <code>startofpacket</code> , <code>endofpacket</code> , and <code>empty</code> signals.

Parameter	Default Value	Legal Values	Description
Use the channel port	Off	On/ Off	When <b>On</b> , the interface includes <code>channel</code> pin or pins.
Use the error port	Off	On/ Off	When <b>On</b> , the interface includes <code>error</code> pin or pins.
Use the ready port	On	On/ Off	When <b>On</b> , the interface includes a <code>ready</code> pin.
Use the valid port	On	On/ Off	When <b>On</b> , the interface includes a <code>valid</code> pin.
Use the empty port	Off	On/ Off	When <b>On</b> , the interface includes <code>empty</code> pins.
<b>Port Widths</b>			
Symbol Width	8	1–1024	Data symbol width in bits. The symbol width should be 8 for byte-oriented interfaces.
Number of symbols	4	1–1024	Specifies the number of symbols that are transferred per beat.
Width of the channel port	1	1–32	Specifies the width of the <code>channel</code> signal.
Width of the error port	1	1–1024	Specifies the width of the <code>error</code> signal.
Width of the empty port	1	1–1024	Specifies the width of the <code>empty</code> signal.
<b>Timing Attributes</b>			
Ready latency	0	0–8	Specifies the delay between the <code>ready</code> and <code>valid</code> signals.  For more information about the <code>ready</code> and <code>valid</code> signals, refer to the <i>Avalon Interface Specification</i> .
Number of beats per cycle	1	1–1024	Specifies the number of beats per cycle.
<b>Channel Attributes</b>			
Max channel number	1	—	Specifies the maximum number of channels that the interface supports.
<b>Miscellaneous</b>			
VHDL BFM ID	0	0–1023	For VHDL BFMs only. Use this option to assign a unique number to each BFM in the testbench design.

**Related Information**[Avalon Interface Specification](#)

## Avalon-ST Source API

### event\_max\_transaction\_queue\_size()

<b>Prototype:</b>	event_max_transaction_queue_size()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the transaction queue exceeds the maximum level.
<b>Language support:</b>	VHDL

### event\_min\_transaction\_queue\_size()

<b>Prototype:</b>	event_min_transaction_queue_size()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the transaction queue is below the minimum level.
<b>Language support:</b>	VHDL

### event\_response\_done()

<b>Prototype:</b>	event_response_done()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the sink interface accepted the transaction.
<b>Language support:</b>	VHDL

**event\_src\_driving\_transaction()**

<b>Prototype:</b>	event_src_driving_transaction()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a transaction was driven to the interface.
<b>Language support:</b>	VHDL

**event\_src\_not\_ready()**

<b>Prototype:</b>	event_src_not_ready()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the ready signal was deasserted.
<b>Language support:</b>	VHDL

**event\_src\_ready()**

<b>Prototype:</b>	event_src_ready()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the ready signal was asserted.
<b>Language support:</b>	VHDL

**event\_src\_transaction\_complete()**

<b>Prototype:</b>	event_src_transaction_complete()
-------------------	----------------------------------

<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that all transactions were accepted.
<b>Language support:</b>	VHDL

## get\_response\_latency()

<b>Prototype:</b>	get_response_latency()
<b>Arguments:</b>	Verilog HDL: None VHDL: response_latency, bfm_id, req_if(bfm_id)
<b>Returns:</b>	int
<b>Description:</b>	Returns the response latency in cycles due to back pressure for the most recently removed transaction.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_response\_queue\_size()

<b>Prototype:</b>	get_response_queue_size()
<b>Arguments:</b>	Verilog HDL: None VHDL: response_queue_size, bfm_id, req_if(bfm_id)
<b>Returns:</b>	int
<b>Description:</b>	Returns the number of transactions in the response queues.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_src\_ready()

<b>Prototype:</b>	get_src_ready()
<b>Arguments:</b>	Verilog HDL: None VHDL: src_ready, bfm_id, req_if(bfm_id)
<b>Returns:</b>	bit

<b>Description:</b>	Returns the value of the source ready port.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_src\_transaction\_complete()**

<b>Prototype:</b>	<code>get_src_transaction_complete()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>src_transaction_complete</code> , <code>bfm_id</code> , <code>req_if(bfm_id)</code>
<b>Returns:</b>	<code>bit</code>
<b>Description:</b>	Returns the transaction complete status.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_transaction\_queue\_size()**

<b>Prototype:</b>	<code>get_transaction_queue_size()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transaction_queue_size</code> , <code>bfm_id</code> , <code>req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Returns the number of transactions in the local queues.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_version()**

<b>Prototype:</b>	<code>get_version()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	<code>String</code>
<b>Description:</b>	Returns BFM version as a string of three integers separated by periods. For example, version 13.1 SP1 is encoded as "13.1.1".
<b>Language support:</b>	Verilog HDL

## init()

<b>Prototype:</b>	<code>init()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Drives the interface to the idle state.
<b>Language support:</b>	Verilog HDL, VHDL

## pop\_response()

<b>Prototype:</b>	<code>pop_response()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Removes the response transaction from the queue before querying contents.
<b>Language support:</b>	Verilog HDL, VHDL

## push\_transaction()

<b>Prototype:</b>	<code>push_transaction()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Inserts the out-going transaction into the local transaction queue. The BFM drives the appropriate signals to the Avalon-ST interface based on the transactions in its local queue.
<b>Language support:</b>	Verilog HDL, VHDL

## set\_max\_transaction\_queue\_size()

<b>Prototype:</b>	<code>void set_max_transaction_queue_size(int size)</code>
-------------------	--

<b>Arguments:</b>	Verilog HDL: <code>int size</code> VHDL: <code>int size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the pending transaction queue size maximum threshold. The public event <code>signal_max_transaction_queue_size</code> triggers when the threshold is exceeded.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_min\_transaction\_queue\_size()

<b>Prototype:</b>	<code>void set_min_transaction_queue_size(int size)</code>
<b>Arguments:</b>	Verilog HDL: <code>int size</code> VHDL: <code>int size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the pending transaction minimum queue size threshold. The public event <code>signal_min_transaction_queue_size</code> triggers when the queue size level is below the minimum threshold.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_response\_timeout()

<b>Prototype:</b>	<code>set_response_timeout(int cycles)</code>
<b>Arguments:</b>	Verilog HDL: <code>cycles</code> VHDL: <code>cycles, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the number of cycles that have to elapse before a response timeout is asserted. Disable the time-out by setting the <code>cycles</code> argument to zero.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_transaction\_channel()

<b>Prototype:</b>	<code>set_transaction_channel(STChannel_t channel)</code>
-------------------	---

<b>Arguments:</b>	Verilog HDL: channel VHDL: channel, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the channel identifier in the out-going transaction.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_transaction\_data()

<b>Prototype:</b>	set_transaction_data(STData_t data)
<b>Arguments:</b>	Verilog HDL: data VHDL: data, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the value of data in the out-going transaction.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_transaction\_idles()

<b>Prototype:</b>	set_transaction_idles(bit[31:0] idle_cycles)
<b>Arguments:</b>	Verilog HDL: idle_cycles VHDL: idle_cycles, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the number of idle cycles to elapse before driving the out-going transaction.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_transaction\_eop()

<b>Prototype:</b>	set_transaction_eop(bit eop)
<b>Arguments:</b>	Verilog HDL: eop VHDL: eop, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void

<b>Description:</b>	Sets the status of the end of packet signal in the out-going transaction.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_transaction\_empty()

<b>Prototype:</b>	set_transaction_empty(STEmpty_t empty)
<b>Arguments:</b>	Verilog HDL: empty VHDL: empty, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the out-going transaction empty value.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_transaction\_error()

<b>Prototype:</b>	set_transaction_error(STError_t error)
<b>Arguments:</b>	Verilog HDL: error VHDL: error, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the out-going transaction error value.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_transaction\_sop()

<b>Prototype:</b>	set_transaction_sop(bit sop)
<b>Arguments:</b>	Verilog HDL: sop VHDL: sop, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the status of the start of packet signal in the out-going transaction.
<b>Language support:</b>	Verilog HDL, VHDL

## signal\_fatal\_error

<b>Prototype:</b>	signal_fatal_error
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that a fatal error has occurred. It terminates the simulation.
<b>Language support:</b>	Verilog HDL

## signal\_max\_transaction\_queue\_size

<b>Prototype:</b>	signal_max_transaction_queue_size
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that the pending transaction queue size threshold has been exceeded.
<b>Language support:</b>	Verilog HDL

## signal\_min\_transaction\_queue\_size

<b>Prototype:</b>	signal_min_transaction_queue_size
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that the pending transaction queue size is below the minimum threshold.
<b>Language support:</b>	Verilog HDL

## signal\_response\_done

<b>Prototype:</b>	signal_response_done
-------------------	----------------------

<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that the response to a driven data beat is available.
<b>Language support:</b>	Verilog HDL

### signal\_src\_driving\_transaction

<b>Prototype:</b>	signal_src_driving_transaction
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals when the source begins to drive a transaction to the interface.
<b>Language support:</b>	Verilog HDL

### signal\_src\_not\_ready

<b>Prototype:</b>	signal_src_not_ready
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that the <code>ready</code> signal is not asserted.
<b>Language support:</b>	Verilog HDL

### signal\_src\_ready

<b>Prototype:</b>	signal_src_ready
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Signals that the <code>ready</code> signal is asserted.
<b>Language support:</b>	Verilog HDL

## signal\_src\_transaction\_complete

<b>Prototype:</b>	<code>signal_src_transaction_complete</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Signals that all pending transactions have completed.
<b>Language support:</b>	Verilog HDL

2015.06.04

UG-01073



Subscribe




Send Feedback

The Avalon-ST Sink BFM implements the Avalon-ST interface protocol. The Avalon-ST protocol is point-to-point, packet oriented, and drives unidirectional data. This BFM component also includes a procedural interface to respond to the DUT that includes an Avalon-ST source interface. The following figure shows the top-level modules for testbench that uses the Avalon-ST Sink BFM to verify an Avalon-ST source device. In addition to the Altera-provided Avalon-ST Sink BFM component, the testbench includes a test program and the DUT.

**Note:** The BFM's allow illegal transactions so that you can test the error-handling functionality of your DUT. Consequently, the BFM's cannot be relied upon to guarantee protocol compliance. The Avalon Monitor components verify protocol compliance.

**Figure 9-1: Top-Level Module to Verify an Avalon-ST Source Device**



### Related Information

[Avalon Interface Specifications](#)

## Timing

The following figure illustrates the timing for an Avalon-ST Sink BFM when it is ready to receive data from an Avalon-ST source. In the first instance, the sink is not ready when the source has data. In the second instance, the sink is ready but the source does not initially have valid data.

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered



Figure 9-2: Avalon-ST Source and Sink Timing




Table 9-1: Key to Annotations

The following table describes the annotations used in the figure above.


Symbol	Description
$T_{idle}$	The idle time between transactions. This time is reported by the command <code>get_transaction_idles</code> .
$S_{snk\_rdya}$	Signals the sink has asserted <code>ready</code> . The event name is <code>signal_snk_ready_assert</code> .
$S_{tr}$	Signals the transaction has been received and queued. The event name is <code>signal_transaction_received</code> .
$S_{snk\_rdyd}$	Signals the sink is not <code>ready</code> . The event name is <code>signal_snk_ready_deassert</code> .

## Block Diagram

The following figure provides a block diagram of the Avalon-ST Sink BFM. This figure illustrates that the BFM includes the following five major blocks:

- Avalon-ST Sink API—Provides methods to get Avalon-ST transactions and control the `ready` signal.
- Transaction Descriptor—Accumulates the fields of an Avalon-ST command.
- Avalon-ST Physical Driver—Asserts and deasserts the `ready` signal to the system interconnect fabric.
- Physical Bus Monitor—Monitors the physical layer and collects transactions.
- Public Events—Signals the events described in the API.

Figure 9-3: Block Diagram of the Avalon-ST Sink BFM



## Parameters

The Avalon-ST Sink BFM supports all of the of signals defined for the Avalon-MM sink interface. You can customize the Avalon-ST sink interface using the parameters described in the following table.

Table 9-2: Parameters for the Avalon-ST Sink BFM

Parameter	Default Value	Legal Values	Description
<b>Port Enables</b>			
<b>Include the signals to support packets</b>	<b>Off</b>	<b>On/Off</b>	When On, the interface includes the <code>startofpacket</code> , <code>endofpacket</code> , and <code>empty</code> signals.
<b>Use the channel port</b>	<b>Off</b>	<b>On/Off</b>	When On, the interface includes <code>channel</code> pin or pins.

Parameter	Default Value	Legal Values	Description
Use the error port	Off	On/Off	When <b>On</b> , the interface includes <code>error</code> pin or pins.
Use the ready port	On	On/Off	When <b>On</b> , the interface includes a <code>ready</code> pin.
Use the valid port	On	On/Off	When <b>On</b> , the interface includes a <code>valid</code> pin.
Use the empty port	Off	On/Off	When <b>On</b> , the interface includes <code>empty</code> pins.
<b>Port Widths</b>			
Symbol Width	8	1–1024	Data symbol width in bits. The symbol width should be 8 for byte-oriented interfaces.
Number of symbols	4	1–1024	Specifies the number of symbols that are transferred per beat.
Width of the channel port	1	1–32	Specifies the width of the <code>channel</code> signal.
Width of the error port	1	1–1024	Specifies the width of the <code>error</code> signal.
Width of the empty port	Width of the channel port	1–1024	Specifies the width of the <code>empty</code> signal.
<b>Timing Attributes</b>			
Ready latency	0	0–8	Specifies the delay between the <code>ready</code> and <code>valid</code> signals.  For more information, refer to the <a href="#">Avalon Interface Specification</a> .
Number of beats per cycle	Width of the channel port	1–1024	Specifies the number of beats per cycle.
<b>Channel Attributes</b>			
Max channel number	1	—	Specifies the maximum number of channels that the interface supports.
<b>Miscellaneous</b>			
VHDL BFM ID	0	0–1023	For VHDL BFMs only. Use this option to assign a unique number to each BFM in the testbench design.

## Application Program Interface

### event\_transaction\_received()

<b>Prototype:</b>	event_transaction_received()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Signals that the transaction was received.
<b>Language support:</b>	VHDL

### event\_sink\_ready\_assert()

<b>Prototype:</b>	event_sink_ready_assert()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Signals that the <code>ready</code> signal was asserted.
<b>Language support:</b>	VHDL

### event\_sink\_ready\_deassert()

<b>Prototype:</b>	event_sink_ready_deassert()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Signals that the <code>ready</code> signal was deasserted.
<b>Language support:</b>	VHDL

### get\_transaction\_channel()

<b>Prototype:</b>	get_transaction_channel()
-------------------	---------------------------

<b>Arguments:</b>	Verilog HDL: None VHDL: <code>channel, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>STChannel_t</code>
<b>Description:</b>	Returns the channel identifier for the most recently removed transaction.
<b>Language support:</b>	Verilog HDL, VHDL

### `get_transaction_data()`

<b>Prototype:</b>	<code>get_transaction_data()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>data, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>STData_t</code>
<b>Description:</b>	Returns the data in the most recently removed transaction.
<b>Language support:</b>	Verilog HDL, VHDL

### `get_transaction_idles()`

<b>Prototype:</b>	<code>get_transaction_idles()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transaction_idles, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>bit[31:0]</code>
<b>Description:</b>	Returns the number of idle cycles in the most recently removed transaction.
<b>Language support:</b>	Verilog HDL, VHDL

### `get_transaction_eop()`

<b>Prototype:</b>	<code>get_transaction_eop()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transaction_eop, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>bit</code>

<b>Description:</b>	Returns the transaction end of packet status in the most recently removed transaction.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_transaction\_empty()

<b>Prototype:</b>	<code>get_transaction_empty()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transaction_empty, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>STEmpty_t</code>
<b>Description:</b>	Returns the number of empty symbols in the most recently removed transaction.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_transaction\_error()

<b>Prototype:</b>	<code>get_transaction_error()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transaction_error, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>STError_t</code>
<b>Description:</b>	Returns the error in the most recently removed transaction.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_transaction\_queue\_size()

<b>Prototype:</b>	<code>get_transaction_queue_size()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transaction_queue_size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Returns the length of the queue holding received transactions.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_transaction\_sop()

<b>Prototype:</b>	get_transaction_sop()
<b>Arguments:</b>	Verilog HDL: None VHDL: transaction_sop, bfm_id, req_if(bfm_id)
<b>Returns:</b>	bit
<b>Description:</b>	Returns the transaction start of packet status in the most recently removed transaction.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_version()

<b>Prototype:</b>	get_version()
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	string
<b>Description:</b>	Returns BFM version as a string of three integers separated by periods. For example, version 10.1 SP1 is encoded as "10.1.1".
<b>Language support:</b>	Verilog HDL

## init()

<b>Prototype:</b>	init()
<b>Arguments:</b>	Verilog HDL: None VHDL: bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Drives the interface to the idle state.
<b>Language support:</b>	Verilog HDL, VHDL

## pop\_transaction()

<b>Prototype:</b>	pop_transaction()
-------------------	-------------------

<b>Arguments:</b>	Verilog HDL: None VHDL: <code>bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Removes the transaction descriptor from the queue so that the testbench can query it using the <code>get_transaction</code> methods.
<b>Language support:</b>	Verilog HDL, VHDL

## set\_ready()

<b>Prototype:</b>	<code>set_ready()</code>
<b>Arguments:</b>	Verilog HDL: <code>read_bit</code> VHDL: <code>read_bit, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the value of the interface's <code>ready</code> signal. To assert back pressure, deassert this signal. The parameter <code>USE_READY</code> must be set to 1 to enable the <code>ready</code> signal.
<b>Language support:</b>	Verilog HDL, VHDL

## signal\_fatal\_error

<b>Prototype:</b>	<code>signal_fatal_error</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Signals that a fatal error has occurred. It terminates the simulation.
<b>Language support:</b>	Verilog HDL

## signal\_sink\_ready\_assert

<b>Prototype:</b>	<code>signal_sink_ready_assert</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.

<b>Returns:</b>	void
<b>Description:</b>	Signals that <code>sink_ready</code> is asserted, turning off back pressure.
<b>Language support:</b>	Verilog HDL

### signal\_sink\_ready\_deassert

<b>Prototype:</b>	<code>signal_sink_ready_deassert</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that <code>sink_ready</code> is deasserted, turning on back pressure.
<b>Language support:</b>	Verilog HDL

### signal\_transaction\_received

<b>Prototype:</b>	<code>signal_transaction_received</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that the transaction has been received and queued.
<b>Language support:</b>	Verilog HDL

2015.06.04

UG-01073



Subscribe




Send Feedback

The Avalon-ST Monitor verifies Avalon-ST interfaces using SystemVerilog assertions. In addition, it provides test coverage reports. The coverage reports provide the information necessary to determine when your test vectors provide sufficient test coverage of the DUT.

The Avalon-ST Monitor is implemented in SystemVerilog and uses the SystemVerilog Assertion (SVA) language. The SVA language is supported by the Synopsys VCS, and Mentor Graphics Questa. If you are using ModelSim, the monitor component still compiles and simulates, but the assertion checking is disabled.

The following figure shows a testbench that uses an Avalon-ST Monitor to test components with Avalon-ST interfaces. This figure illustrates that the monitor's Avalon-ST source interface is connected to the DUT's Avalon-ST sink interface. An Avalon-ST sink interface is connected to the DUT's Avalon-ST source interface. The test program communicates with the monitor. It uses the monitor's assertion checking and coverage groups to assure that all legal parameter values for the DUT's Avalon-ST interfaces are verified.

**Figure 10-1: Testbench Using an Avalon-ST Monitor with Avalon-ST Interfaces**



© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered

## Parameters

The Avalon-ST monitor supports the full range of signals defined for the Avalon-ST source and sink interfaces. You can customize the Avalon-ST source and sink interfaces using the parameters described in the following table.

**Table 10-1: Parameters for the Avalon-ST Monitor BFM**

Parameter	Default Value	Legal Values	Description
<b>Port Widths</b>			
Symbol width	8	N/A	Data symbol width in bits. The symbol width should be 8 for byte-oriented interfaces.
Number of symbols	4	N/A	Numbers of symbols per word.
Width of the channel signal	1	N/A	Specifies the width of the <code>channel</code> signal in bits.
Width of the error port	1	N/A	Specifies the width of the <code>error</code> signal in bits.
Width of the empty port	1	N/A	Specifies the width of the <code>empty</code> signal in bits.
<b>Port Enables</b>			
Include the signals to support packets	On	On/Off	When <b>On</b> , the interface includes a the <code>startofpacket</code> , <code>endofpacket</code> , and <code>empty</code> signals.
Use the channel port	On	On/Off	When <b>On</b> , the interface includes a <code>channel</code> pin.
Use the error port	On	On/Off	When <b>On</b> , the interface includes <code>error</code> pins.
Use the ready port	On	On/Off	When <b>On</b> , the interface includes <code>ready</code> pins.
Use the valid port	On	On/Off	When <b>On</b> , the interface includes <code>valid</code> pins.
Use the empty port	On	On/Off	When <b>On</b> , the interface includes a <code>empty</code> pin.
<b>Timing Attributes</b>			
Ready latency	0	N/A	Specifies the <code>readyLatency</code> parameter for data interfaces that support backpressure.  For more information, refer to the Avalon Interface Specifications.
Number of beats per cycle	1	1–1024	Specifies the number of beats per cycle.
<b>Channel Attributes</b>			
Max Channel Number	1	N/A	Specifies when a timeout will occur if a burst write transfer has not completed.
<b>Miscellaneous Properties</b>			

Parameter	Default Value	Legal Values	Description
Max Packet Size Covered	1	N/A	Specifies the maximum packet size.
VHDL BFM ID	0	0–1023	For VHDL BFMs only. Use this option to assign a unique number to each BFM in the testbench design.

## Avalon-ST Monitor Assertion Checking API

Assertion checking methods enable and disable protocol assertions to ensure protocol compliance. For example, the `enable_a_no_data_outside_packet` method enables the assertion that verifies that no data is transmitted between the assertion of the `endofpacket` and the next `startofpacket` signals. If a violation is found, an error message is displayed on the console running the simulation. Error flags also are displayed in the waveform viewer.

By default all assertions are enabled. However, depending on the parameterization of a the Avalon-ST interface, some assertions are automatically disabled. In some circumstances, you may want to disable assertion checking. For example, when injecting protocol errors to test error handling, you may want to disable assertion checking.

The names of all methods that implement assertions begin with `set_enable_a`. By default, if your testbench includes the Avalon-ST monitor, the checking function is enabled. You can disable checking with the `DISABLE_ALTERA_AVALON_SIM_SVA` macro.

### set\_enable\_a\_empty\_legal()

<b>Prototype:</b>	<code>set_enable_a_empty_legal()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures <code>empty</code> is 0 except when <code>endofpacket</code> is asserted and that <code>empty</code> is always less than the number of symbols in a packet.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_less\_than\_max\_channel()

<b>Prototype:</b>	<code>set_enable_a_less_than_max_channel()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Enables an assertion that ensures that the value of the <code>channel</code> signal is less than the maximum number of channels.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_no\_data\_outside\_packet()

<b>Prototype:</b>	<code>set_enable_a_no_data_outside_packet()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures <code>valid</code> data is not transferred outside of a packet when the interface uses packet transmission.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_non\_missing\_endofpacket()

<b>Prototype:</b>	<code>set_enable_a_non_missing_endofpacket()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures that the <code>startofpacket</code> signal is asserted between each two assertions of an <code>endofpacket</code> signal.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_non\_missing\_startofpacket()

<b>Prototype:</b>	<code>set_enable_a_non_missing_startofpacket()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Enables an assertion that ensures that each assertion of the <code>startofpacket</code> signal is followed by the assertion of an <code>endofpacket</code> signal.
<b>Language support:</b>	Verilog HDL

### set\_enable\_a\_valid\_legal()

<b>Prototype:</b>	<code>set_enable_a_valid_legal()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables an assertion that ensures <code>valid</code> is deasserted <code>readyLatency</code> cycles after <code>ready</code> is deasserted if the <code>readyLatency</code> is greater than 0.
<b>Language support:</b>	Verilog HDL

### Coverage Group

Coverage group ensures that the verification suite tests all expected functionality of the interface. For example, the `cover_b2b_packet_different_channel` method allows each individual coverage point to be enabled or disabled. When coverage points are disabled, they do not show up as missing coverage in the coverage report. By default all coverage groups are enabled. However, depending on the parameterization of a the Avalon-MM interface, some coverage groups are automatically disabled. For example, if the interface does not use packets, the coverage groups that test packet transfers are automatically disabled. The names of all methods that enable coverage functionality begin with `set_enable_c`.

To generate the coverage report when using the Synopsys VCS simulator, use the following command:

```
urg -dir simv.vdb
```

To generate the coverage report when using the ModelSim-Altera software, use the following command:

```
run -all
coverage report -details -file report.rpt
```

### set\_enable\_c\_all\_idle\_beats()

<b>Prototype:</b>	<code>set_enable_c_all_idle_beats()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.

<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage for number of transaction with all idle beats.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_all\_valid\_beats()

<b>Prototype:</b>	set_enable_c_all_valid_beats()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage for number of transaction with all valid beats.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_b2b\_data\_different\_channel()

<b>Prototype:</b>	set_enable_c_b2b_data_different_channel()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures back-to-back valid signals for different channels. It is disabled when channels are not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_b2b\_data\_same\_channel()

<b>Prototype:</b>	set_enable_c_b2b_data_same_channel()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Enables a coverage point that ensures test coverage for back-to-back valid signals for the same channel. It is disabled when channels are not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_b2b\_packet\_different\_channel()

<b>Prototype:</b>	set_enable_c_b2b_packet_different_channel()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage for back-to-back packet transmission for different channels. It is disabled when packet transmission or channels are not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_b2b\_packet\_in\_different\_transaction()

<b>Prototype:</b>	set_enable_c_b2b_packet_in_different_transaction()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage for back-to-back packet transmission of different transactions. It is disabled when packet transmission or channels are not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_b2b\_packet\_same\_channel()

<b>Prototype:</b>	set_enable_c_b2b_packet_same_channel()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Enables a coverage point that ensures test coverage for back-to-back packet transmission for the same channel. It is disabled when packet transmission or channels are not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_b2b\_packet\_within\_single\_cycle()

<b>Prototype:</b>	set_enable_c_b2b_packet_within_single_cycle()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage for back-to-back packet transmission within a single cycle. It is disabled when packet transmission or channels are not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_channel\_change\_in\_packet()

<b>Prototype:</b>	set_enable_c_channel_change_in_packet()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage of a change of channels within the packet transaction. It is disabled when either the <code>channel</code> signal or packet transmission is not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_empty()

<b>Prototype:</b>	set_enable_c_empty()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.

<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage of a empty signal. It is disabled when packet transmission is not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_error()

<b>Prototype:</b>	set_enable_c_error()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage of all bits of the error signal. It is disabled when the error signal is not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_error\_in\_middle\_of\_packet()

<b>Prototype:</b>	set_enable_c_error_in_middle_of_packet()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage for the assertion of the error signal in the middle of a packet. It is disabled when the error signal is not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_idle\_beat\_between\_packet()

<b>Prototype:</b>	set_enable_c_idle_beat_between_packet()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Enables a coverage point that ensures test coverage for packet transactions that own idle beats in between. It is disabled when packet transmission is not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_multiple\_packet\_per\_cycle()

<b>Prototype:</b>	set_enable_c_multiple_packet_per_cycle()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage for number of transactions that carry multiple packets per single cycle. It is disabled when packet transmission is not supported.
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_non\_valid\_ready()

<b>Prototype:</b>	set_enable_c_non_valid_ready()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage for the assertion of <code>valid</code> signal with different values for <code>ready</code> latency.  RL**For more information, refer to the <a href="#">Avalon Interface Specifications</a> .
<b>Language support:</b>	Verilog HDL

### set\_enable\_c\_non\_valid\_non\_ready()

<b>Prototype:</b>	set_enable_c_non_valid_non_ready()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.

<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage for the deassertion of both <code>ready</code> and <code>valid</code> . It is disabled when the <code>ready</code> signal is not supported.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_packet()**

<b>Prototype:</b>	<code>set_enable_c_packet()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage packet transmission for different values of the <code>channel</code> signal. It is disabled when packet transmission is not supported.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_packet\_no\_idles\_no\_back\_pressure()**

<b>Prototype:</b>	<code>set_enable_c_packet_no_idles_no_back_pressure()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage of packet transaction without back pressure and idle cycles. It is disabled when packet transmission is not supported.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_packet\_size()**

<b>Prototype:</b>	<code>set_enable_c_packet_size()</code>
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Enables a coverage point that ensures test coverage for different size of packets. It is disabled when packet transmission is not supported.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_packet\_with\_back\_pressure()**

<b>Prototype:</b>	set_enable_c_packet_with_back_pressure()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage of packet transaction with backpressure. It is disabled when either the <code>ready</code> signal or packet transmission is not supported.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_packet\_with\_idles()**

<b>Prototype:</b>	set_enable_c_packet_with_idles()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage of packet transaction with idle cycles. It is disabled when packet transmission is not supported.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_partial\_valid\_beats()**

<b>Prototype:</b>	set_enable_c_partial_valid_beats()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Enables a coverage point that ensures test coverage for number of transaction with partially valid beats.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_single\_packet\_per\_cycle()**

<b>Prototype:</b>	set_enable_c_single_packet_per_cycle()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage for number of transactions that carry a single packet per cycle. It is disabled when packet transmission is not supported.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_transfer()**

<b>Prototype:</b>	set_enable_c_transfer()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage of a valid signal is asserted correctly for different channels. It is disabled when the ready or valid signals are not supported.
<b>Language support:</b>	Verilog HDL

**set\_enable\_c\_transaction\_after\_reset()**

<b>Prototype:</b>	set_enable_c_transaction_after_reset()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage for transaction on the first cycle after reset.

<b>Language support:</b>	Verilog HDL
--------------------------	-------------

### set\_enable\_c\_valid\_non\_ready()

<b>Prototype:</b>	set_enable_c_valid_non_ready()
<b>Arguments:</b>	Verilog HDL: Boolean VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Enables a coverage point that ensures test coverage for <code>valid</code> signal when <code>ready</code> is deasserted. It is disabled when the <code>readyLatency</code> is greater than 0.
<b>Language support:</b>	Verilog HDL

## Transaction Monitoring

The transaction collector module monitors transactions. The transaction collector collects the transactions, encapsulates them into descriptors, and inserts the transactions into the queue.

The API provides functions to query the transactions in the queue and disposes them as they are processed. By default, the transaction collector module is disabled. You must define the `ENABLE_ALTERA_AVALON_TRANSACTION_RECORDING` Verilog macro to enable this feature. This macro is required to ensure backward compatibility and to avoid breaking existing test cases.

### event\_transaction\_received()

<b>Prototype:</b>	event_transaction_received()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: <code>bfm_id</code>
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a transaction was received.
<b>Language support:</b>	VHDL

### event\_transaction\_fifo\_threshold()

<b>Prototype:</b>	event_transaction_fifo_threshold()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: <code>bfm_id</code>

<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the transaction FIFO exceeds the threshold level.
<b>Language support:</b>	VHDL

**event\_transaction\_fifo\_overflow()**

<b>Prototype:</b>	event_transaction_fifo_overflow()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the transaction FIFO is full and transactions will be dropped.
<b>Language support:</b>	VHDL

**get\_transaction\_channel()**

<b>Prototype:</b>	get_transaction_channel()
<b>Arguments:</b>	Verilog HDL: None VHDL: transaction_channel, bfm_id, req_if(bfm_id)
<b>Returns:</b>	STChannel_t.
<b>Description:</b>	Returns the channel identifier for the most recently removed transaction.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_transaction\_data()**

<b>Prototype:</b>	get_transaction_data()
<b>Arguments:</b>	Verilog HDL: None VHDL: transaction_data, bfm_id, req_if(bfm_id)
<b>Returns:</b>	STData_t.
<b>Description:</b>	Returns the data in the most recently removed transaction.

<b>Language support:</b>	Verilog HDL, VHDL
--------------------------	-------------------

**get\_transaction\_empty()**

<b>Prototype:</b>	<code>get_transaction_empty()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transaction_empty, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>STEmpty_t</code> .
<b>Description:</b>	Returns the number of empty symbols in the most recently removed transaction.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_transaction\_eop()**

<b>Prototype:</b>	<code>get_transaction_eop()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transaction_eop, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>bit</code> .
<b>Description:</b>	Returns the transaction end of packet status in the most recently removed transaction.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_transaction\_error()**

<b>Prototype:</b>	<code>get_transaction_error()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transaction_error, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>STError_t</code> .
<b>Description:</b>	Returns the error in the most recently removed transaction.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_transaction\_fifo\_max()**

<b>Prototype:</b>	<code>int get_transaction_fifo_max()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transaction_fifo_max, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code> .
<b>Description:</b>	Gets the maximum transaction FIFO depth.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_transaction\_fifo\_threshold()**

<b>Prototype:</b>	<code>int get_transaction_fifo_threshold()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transaction_fifo_threshold, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code> .
<b>Description:</b>	Gets the transaction FIFO threshold level.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_transaction\_idles()**

<b>Prototype:</b>	<code>get_transaction_idles()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transaction_idles, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>bit[31:0]</code> .
<b>Description:</b>	Returns the number of idle cycles in the most recently removed transaction.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_transaction\_queue\_size()**

<b>Prototype:</b>	<code>get_transaction_queue_size()</code>
-------------------	---

<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transaction_queue_size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int</code> .
<b>Description:</b>	Returns the length of the queue holding received transactions.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_transaction\_sop()**

<b>Prototype:</b>	<code>get_transaction_sop()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>transaction_sop, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>bit</code> .
<b>Description:</b>	Returns the transaction start of packet status in the most recently removed transaction.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_version()**

<b>Prototype:</b>	<code>string get_version()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	<code>String</code> .
<b>Description:</b>	Returns BFM version as a string of three integers separated by periods. For example, version 13.1 sp1 is encoded as "13.1.1".
<b>Language support:</b>	Verilog HDL

**pop\_transaction()**

<b>Prototype:</b>	<code>void pop_transaction()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>bfm_id, req_if(bfm_id)</code>

<b>Returns:</b>	void
<b>Description:</b>	Removes the transaction descriptor from the queue so that the testbench can query it with the <code>get_transaction</code> methods.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_transaction\_fifo\_max()**

<b>Prototype:</b>	<code>set_transaction_fifo_max()</code>
<b>Arguments:</b>	Verilog HDL: <code>int level</code> VHDL: <code>int level, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	void
<b>Description:</b>	Sets the maximum transaction level of the FIFO. The event <code>signal_transaction_fifo_max</code> is triggered when this level is exceeded.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_transaction\_fifo\_threshold()**

<b>Prototype:</b>	<code>set_transaction_fifo_threshold()</code>
<b>Arguments:</b>	Verilog HDL: <code>int level</code> VHDL: <code>int level, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	void
<b>Description:</b>	Sets the threshold alert level of the FIFO. The event <code>signal_transaction_fifo_threshold</code> is triggered when this level is exceeded.
<b>Language support:</b>	Verilog HDL, VHDL

**signal\_fatal\_error**

<b>Prototype:</b>	<code>signal_fatal_error</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Notifies the testbench that a fatal error has occurred in this module.
<b>Language support:</b>	Verilog HDL

### signal\_transaction\_fifo\_overflow

<b>Prototype:</b>	signal_transaction_fifo_overflow
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the FIFO is full and further transactions are dropped.
<b>Language support:</b>	Verilog HDL

### signal\_transaction\_fifo\_threshold

<b>Prototype:</b>	signal_transaction_fifo_threshold
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the transaction FIFO threshold level has exceeded.
<b>Language support:</b>	Verilog HDL

### signal\_transaction\_received

<b>Prototype:</b>	signal_transaction_received
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a transaction has been received and queued.
<b>Language support:</b>	Verilog HDL

2015.06.04

UG-01073



Subscribe




Send Feedback

You can use Conduit BFM to verify the following aspects of Avalon Conduit interfaces:

- Port compatibility and polarity
- Legal port widths

**Figure 11-1: Conduit BFM Block Diagram**



© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered

An Avalon Conduit interface can have an arbitrary number of ports. Conduit ports can have the following characteristics:

- Conduit ports can be an input, output, or bidirectional
- Conduit port widths can range from 1-1024 bits
- Conduit ports have an associated role name. This role name is an arbitrary string. Qsys uses the role name to verify conduit interconnect compatibility between components.
- A conduit port connection is legal when two conduit interconnected components have the same port role names and complementary directions. For example, when an input connects with an output, the connection is legal.
- A conduit port can also have a specific role named `export`. Ports with this role name are exported from the current system design module to the Conduit BFM module I/O.

The conduit API constructs or deconstructs transactions. Transactions are driven out on the physical conduit interface.

To simulating conduit interfaces, you must understand the following points:

1. At the beginning of the simulation, registers that store data sent to the output ports are empty.
2. The Conduit BFM drives 'x' to the output ports until you rewrite the registers by calling the `set_<role name>` API.
3. Initially, bidirectional ports work as input ports. You can change conduit port functionality by calling the `set_<role name>_oe` API.
4. The Conduit BFM prints a message when a bidirectional port changes from an input to an output, and vice versa.
5. Bidirectional ports drive register values to the interface when this API is set to 1. Otherwise, bidirectional ports work as input ports.
6. You can call the `get_<role name>` API to obtain the value coming from the input and bidirectional ports.

## Parameters

Table 11-1: Conduit BFM Parameter Settings

Option	Default Value	Legal Values	Description
<b>Role</b>	N/A	Any string	Specifies the role name of each port.
<b>Width</b>	<b>1</b>	<b>1-1024</b>	Specifies the port width.
<b>Direction</b>	<b>input</b>	<b>input, output, bidir</b>	Specifies the direction of the signal.

## Conduit BFM API

`event_input_<role name>_change`

**Prototype:** `event_input_<role name>_change`

<b>Arguments:</b>	Verilog HDL: N.A. VHDL: None
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench when a port changes its value< <i>role name</i> >. For a bidirectional port, this event is only triggered if its input value defers from its last input value.
<b>Language support:</b>	VHDL

## event\_reset\_asserted

<b>Prototype:</b>	event_reset_asserted
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: None
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that reset has been asserted.
<b>Language support:</b>	VHDL

## get\_<role name>()

<b>Prototype:</b>	int < <i>role name port width</i> > get_< <i>role name</i> >()
<b>Arguments:</b>	Verilog HDL: None VHDL: value
<b>Returns:</b>	value
<b>Description:</b>	Returns interface signal value from the input/bidirectional port.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_version()

<b>Prototype:</b>	string get_version()
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	string

<b>Description:</b>	Returns BFM version as a string of three integers separated by periods. For example, version 13.1 sp1 is encoded as "13.1.1".
<b>Language support:</b>	Verilog HDL

### set\_<role name>()

<b>Prototype:</b>	void set_<role name>()
<b>Arguments:</b>	Verilog HDL: new_value VHDL: new_value
<b>Returns:</b>	void
<b>Description:</b>	Rewrites the registers inside the BFM's that are driven to the <role name> output ports.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_<role name>\_oe()

<b>Prototype:</b>	void set_<role name>_oe()
<b>Arguments:</b>	Verilog HDL: enable VHDL: enable
<b>Returns:</b>	void
<b>Description:</b>	Enables the bidirectional ports when the value is set to 1.
<b>Language support:</b>	Verilog HDL, VHDL

### signal\_input\_<role name>\_change

<b>Prototype:</b>	signal_input_<role name>_change
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Triggers when the input signal for a particular port changes its value. For a bidirectional port, this event is only triggered if its input value defers from its last input value.

---

**Language  
support:**

Verilog HDL

---

2015.06.04

UG-01073



Subscribe




Send Feedback

You can use the Tri-State Conduit BFM to verify the following aspects of Avalon-TC interfaces:

- Port compatibility and polarity
- Legal port widths

Figure 12-1: Conduit BFM Block Diagram



© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered

ALTERA®

## Parameters

The Tri-State Conduit BFM supports signals that interface to multiple external memory devices.

**Table 12-1: Tri-State Conduit BFM Parameter Settings**

Option	Default Value	Legal Values	Description
<b>Role</b>	N/A	Any string	Specifies the role name of each port.
<b>Width</b>	<b>1</b>	<b>1–1024</b>	Specifies the port width.
<b>USE_INPUT</b>	<b>1</b>	<b>0 or 1</b>	Specifies an input port.
<b>USE_OUTPUT</b>	<b>1</b>	<b>0 or 1</b>	Specifies an output port.
<b>USE_OUTPUTENABLE</b>	<b>1</b>	<b>0 or 1</b>	Specifies an output enable port.
<b>MAX_MULTIPLE_TRANSACTION</b>	<b>1024</b>	N/A	Specifies the maximum transactions of data while request and grant signals are asserted. The value is constraint by the number of roles.

### Related Information

- [Avalon Interface Specifications](#)
- [Avalon Tri-State Conduit Components User Guide](#)

## Tri-State Conduit BFM API

### event\_all\_transactions\_complete()

<b>Prototype:</b>	event_all_transactions_complete()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: None
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that all commands have completed.
<b>Language support:</b>	VHDL

### event\_interface\_granted()

<b>Prototype:</b>	event_interface_granted()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: None

<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the interface has been granted.
<b>Language support:</b>	VHDL

### event\_grant\_deasserted\_while\_request\_remain\_asserted

<b>Prototype:</b>	event_grant_deasserted_while_request_remain_asserted
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: None
<b>Arguments:</b>	None.
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench when the grant signal changes value from high to low while the request signal remains asserted.
<b>Language support:</b>	VHDL

### event\_max\_transaction\_queue\_size()

<b>Prototype:</b>	event_max_transaction_queue_size()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: None
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that the transaction queue is above the maximum level.
<b>Language support:</b>	VHDL

### event\_min\_transaction\_queue\_size()

<b>Prototype:</b>	event_min_transaction_queue_size()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: None
<b>Returns:</b>	void

<b>Description:</b>	Notifies the testbench that the transaction queue is below the minimum level.
<b>Language support:</b>	VHDL

**get\_input\_transaction\_queue\_size()**

<b>Prototype:</b>	<code>int get_input_transaction_queue_size()</code>
<b>Arguments:</b>	Verilog HDL: <code>queue_size</code> VHDL: <code>queue_size</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Returns the size of the queued input transaction in the BFM.
<b>Language support:</b>	Verilog HDL, HDL

**get\_output\_transaction\_queue\_size()**

<b>Prototype:</b>	<code>int get_output_transaction_queue_size()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>queue_size</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Returns the size of the queued output transaction in the BFM.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_transaction\_<role name>\_in()**

<b>Prototype:</b>	<code>int &lt;role name port width&gt; get_transaction_&lt;role name&gt;_in()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>value</code>
<b>Returns:</b>	<code>int &lt;value&gt;</code>
<b>Description:</b>	Returns the interface signal value from the <code>&lt;role name&gt;_in</code> input ports.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_transaction\_latency()

<b>Prototype:</b>	<code>int get_transaction_latency()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>latency</code>
<b>Returns:</b>	<code>int</code>
<b>Description:</b>	Returns the latency field value from the input transaction.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_version()

<b>Prototype:</b>	<code>string get_version()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	<code>string</code>
<b>Description:</b>	Returns the BFM version as a string of three integers separated by periods. For example, version 13.1 sp1 is encoded as "13.1.1".
<b>Language support:</b>	Verilog HDL

## pop\_transaction()

<b>Prototype:</b>	<code>void pop_transaction()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: None
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Returns the input transaction queued inside the BFM. A fatal error triggers if you remove a transaction from an empty queue.
<b>Language support:</b>	Verilog HDL, VHDL

## push\_transaction()

<b>Prototype:</b>	<code>void push_transaction()</code>
-------------------	--------------------------------------

<b>Arguments:</b>	Verilog HDL: None VHDL: None
<b>Returns:</b>	void
<b>Description:</b>	Registers an output transaction into the BFM. All registered output transactions are put into transaction queue. A fatal error triggers if you insert a transaction while the BFM is reset.
<b>Language support:</b>	Verilog HDL, VHDL

### `set_max_transaction_queue_size()`

<b>Prototype:</b>	<code>void set_max_transaction_queue_size(int size)</code>
<b>Arguments:</b>	Verilog HDL: <code>size</code> VHDL: <code>size</code>
<b>Returns:</b>	void
<b>Description:</b>	Sets the maximum size of the queued transactions. The BFM triggers an event when the queued transactions goes above the maximum size.
<b>Language support:</b>	Verilog HDL, VHDL

### `set_min_transaction_queue_size()`

<b>Prototype:</b>	<code>int set_min_transaction_queue_size()</code>
<b>Arguments:</b>	Verilog HDL: <code>size</code> VHDL: <code>size</code>
<b>Returns:</b>	void
<b>Description:</b>	Sets the minimum size of the queued transactions. The BFM triggers an event when the queued transactions falls below the minimum size.
<b>Language support:</b>	Verilog HDL, VHDL

### `set_num_of_transactions()`

<b>Prototype:</b>	<code>int set_num_of_transactions()</code>
<b>Arguments:</b>	Verilog HDL: <code>multiple_transaction_num</code> VHDL: <code>multiple_transaction_num</code>

<b>Returns:</b>	void
<b>Description:</b>	Sets the number of transactions to the DUT.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_transaction\_<role name>\_out()

<b>Prototype:</b>	void set_transaction_<role name>_out()
<b>Arguments:</b>	Verilog HDL: index, new_value VHDL: index, new_value
<b>Returns:</b>	void
<b>Description:</b>	Sets the value of the transaction to the <role name>_out output ports.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_transaction\_<role name>\_outen()

<b>Prototype:</b>	string set_transaction_<role name>_outen()
<b>Arguments:</b>	Verilog HDL: index, outen VHDL: index, outen
<b>Returns:</b>	void
<b>Description:</b>	Sets the value of the transaction to the <role name>_outen output ports.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_transaction\_idles()

<b>Prototype:</b>	void set_transaction_idles()
<b>Arguments:</b>	Verilog HDL: idle_cycles VHDL: idle_cycles
<b>Returns:</b>	void
<b>Description:</b>	Sets the number of idle cycles that elapse before driving the out-going transaction.

<b>Language support:</b>	Verilog HDL, VHDL
--------------------------	-------------------

### set\_valid\_transaction\_<role name>\_out()

<b>Prototype:</b>	void set_valid_transaction_<role name>_out()
<b>Arguments:</b>	Verilog HDL: index, new_value VHDL: index, new_value
<b>Returns:</b>	void
<b>Description:</b>	Sets the value of the valid transaction to the <role name>_out output port.
<b>Language support:</b>	Verilog HDL, VHDL

### signal\_all\_transactions\_complete

<b>Prototype:</b>	signal_all_transactions_complete
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Triggers when all the queued output and input transactions are completely retrieved.
<b>Language support:</b>	Verilog HDL

### signal\_fatal\_error

<b>Prototype:</b>	signal_fatal_error
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a fatal error has occurred in this module.
<b>Language support:</b>	Verilog HDL

## signal\_grant\_deasserted\_while\_request\_remain\_asserted

<b>Prototype:</b>	signal_grant_deasserted_while_request_remain_asserted
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Arguments:</b>	None.
<b>Returns:</b>	void
<b>Description:</b>	Triggers when the grant signal changes value from high to low while the request signal remains asserted.
<b>Language support:</b>	Verilog HDL

## signal\_interface\_granted

<b>Prototype:</b>	signal_interface_granted
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Arguments:</b>	None.
<b>Returns:</b>	void
<b>Description:</b>	Triggers when the grant signal is asserted.
<b>Language support:</b>	Verilog HDL

## signal\_max\_transaction\_queue\_size

<b>Prototype:</b>	signal_max_transaction_queue_size
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Arguments:</b>	None.
<b>Returns:</b>	void
<b>Description:</b>	Triggers when the size of the pending queue exceeds the maximum size.
<b>Language support:</b>	Verilog HDL

## signal\_min\_transaction\_queue\_size

<b>Prototype:</b>	signal_min_transaction_queue_size
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Arguments:</b>	None.
<b>Returns:</b>	void
<b>Description:</b>	Triggers when the size of the pending queue falls below the minimum size.
<b>Language support:</b>	Verilog HDL

2015.06.04

UG-01073



Subscribe




Send Feedback

You can use external memory BFM to verify the following aspects of external memory interfaces:

- Read and write operations
- Memory initialization

**Figure 13-1: Usage of External Memory BFM with Tri-State Components**

The following figure shows how to use the external memory BFM with tri-state components.



**Table 13-1: External Memory BFM and Related Components**

Component	Description
External memory BFM	Represents the external RAM. The external memory BFM is a memory model with an Avalon-TC interface. The BFM also models a set of memories that are supported by the generic tri-state controller component.

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered



Component	Description
Tri-State Conduit Bridge	Converts Avalon-TC signals into conduit signals.
Tri-State Conduit Pin Sharer	Carries the shared address bus and data.
Tri-State Conduit Inverse Pin Sharer	
Generic Tri_State Controller	Controls the external memory BFM. The generic tri-state controller accepts read and write requests. It converts these requests into necessary SDRAM and bank management commands.

#### Related Information

[Avalon Tri-State Conduit Components User Guide.](#)

## Using the External Memory BFM

At the beginning of the simulation, the external memory BFM loads the memory initialization file (`INIT_FILE`) to initialize its memory content. For example, if the memory file has a memory size of 50, the BFM fills its memory content with addresses 0–49. However, if you do not provide the memory initialization file, the memory content of the BFM remains blank.

### Reading to the Memory Content

You can read or write to the memory content through the APIs or the interface signals.

The BFM uses `cdt_data_io` as a bidirectional data port. During read transfers, this port acts as an output port. It drives the corresponding address memory content when the BFM asserts or deasserts the following signals:

- Asserts `cdt_output_enable` signal
- Asserts `cdt_read` signal
- Deasserts `cdt_write` signal
- Asserts `cdt_chip_select` signal

Otherwise, the `cdt_data_io` port acts as an inactive input port and is held in high impedance state.

### Writing to the Memory

The BFM overwrites its memory content when the BFM asserts the following signals:

- `cdt_write` signal
- `cdt_chip_select` signal

## Parameters

Table 13-2: External Memory BFM Parameter Settings

Option	Default Value	Legal Values	Description
<b>Port Enables</b>			
Use the byteenable signal	On	On/Off	When <b>On</b> , the interface includes a <code>byteenable</code> pin to enable specific byte lanes during transfer.
Use the chip select signal	On	On/Off	When <b>On</b> , the interface includes a <code>chipselect</code> pin. When present, the slave port ignores all Avalon-MM signals unless <code>chipselect</code> is asserted. <code>chipselect</code> is always present in combination with <code>read</code> or <code>write</code> .
Use the write signal	On	On/Off	When <b>On</b> , the interface includes a <code>write</code> pin that enables the write-request signal.
Use the read signal	On	On/Off	When <b>On</b> , the interface includes a <code>read</code> pin that enables the read-request signal.
Use the output enable signal	On	On/Off	When <b>On</b> , the interface includes an <code>outputenable</code> pin.
Use the begintransfer signal	On	On/Off	When <b>On</b> , the interface includes a <code>begintransfer</code> pin.
Use the reset input signal	Off	On/Off	When <b>On</b> , the interface includes a <code>reset</code> pin.
Use the active low byteenable signal	Off	On/Off	When <b>On</b> , the interface includes an active low <code>byteenable</code> pin.
Use the active low chipselect signal	Off	On/Off	When <b>On</b> , the interface includes an active low <code>chipselect_n</code> pin.
Use the active low write signal	Off	On/Off	When <b>On</b> , the interface includes an active low <code>write_n</code> pin.
Use the active low read signal	Off	On/Off	When <b>On</b> , the interface includes an active low <code>read_n</code> pin.
Use the active low outputenable signal	Off	On/Off	When <b>On</b> , the interface includes an active low <code>outputenable_n</code> pin.

Option	Default Value	Legal Values	Description
Use the active low begintransfer signal	Off	On/Off	When <b>On</b> , the interface includes an active low <code>begintransfer_n</code> pin.
Use the active low reset signal	Off	On/Off	When <b>On</b> , the interface includes an active low <code>reset_n</code> pin.

#### Interface Signals Name

Address Role	<code>cdt_addresses</code>	N/A	Specifies the conduit interface role name that matches the role name on the external memory device.
Data Role	<code>cdt_data_io</code>	N/A	
Write Role	<code>cdt_write</code>	N/A	
Read Role	<code>cdt_read</code>	N/A	
Byteenable Role	<code>cdt_byteenable</code>	N/A	
Chip Select Role	<code>cdt_chipselect</code>	N/A	
Outputenable Role	<code>cdt_outputenable</code>	N/A	
Begintransfer Role	<code>cdt_begintransfer</code>	N/A	
Reset Role	<code>cdt_reset</code>	N/A	

#### Port Widths

Address width	8	1–32	Specifies the address width in bits.
Symbol width	8	1–1024	Specifies the data symbol width in bits.
Number of symbols	4	1, 2, 4, 8, 16, 32, 64, 128	Specifies the number of symbols in a data.

#### Memory Contents

Option	Default Value	Legal Values	Description
<b>Memory Initialization</b>	<b>altera_external_memory_bfm.hex</b>	N/A	Specifies the file to initialize the memory content at the beginning of the simulation. The BFM supports only one memory file.
<b>Interface Timing</b>			
<b>Read Latency of Interface</b>	<b>0</b>	N/A	Specifies the read latency of the interface.
<b>Miscellaneous Properties</b>			
<b>VHDL BFM ID</b>	<b>0</b>	0–1023	For VHDL BFMs only. Use this option to assign a unique number to each BFM in the testbench design.

## External Memory BFM API

**fill()**

**Prototype:** `fill()`

<b>Arguments:</b>	<p><b>Verilog HDL:</b></p> <pre>logic[DATA_W-1:0] data bit[DATA_W-1:0] increment bit[CDT_ADDRESS_W-1:0] address_low bit[CDT_ADDRESS_W-1:0] address_high</pre>	<p><b>VHDL:</b></p> <pre>logic[DATA_W-1:0] data bit[DATA_W-1:0] increment bit[CDT_ADDRESS_W-1:0] address_low bit[CDT_ADDRESS_W-1:0] address_high bfm_id req_if(bfm_id)</pre>
<b>Returns:</b>	<code>void</code>	
<b>Description:</b>	<p>Overwrites the memory content at the starting address specified by <code>address_low</code> until the ending address specified by <code>address_high</code>. The <code>data</code> field indicates the data value. The <code>increment</code> field indicates the data value increment from one address to the next address. For example, <code>fill (data[1], increment[2], address_low[10], address_high[12])</code> fills the memory as follows:</p> <ul style="list-style-type: none"> <li>• <code>memory[address=10]</code> is filled with data value 1</li> <li>• <code>memory[address=11]</code> is filled with data value 3</li> <li>• <code>memory[address=12]</code> is filled with data value 5</li> </ul>	

<b>Language support:</b>	Verilog HDL, VHDL
--------------------------	-------------------

**read()**

<b>Prototype:</b>	read()
<b>Arguments:</b>	Verilog HDL: bit[CDT_ADDRESS_W-1:0] address VHDL: data, bit[CDT_ADDRESS_W-1:0] address, bfm_id, req_if(bfm_id)
<b>Returns:</b>	logic[DATA_W-1:0]
<b>Description:</b>	Retrieves the memory content from an address you specify.
<b>Language support:</b>	Verilog HDL, VHDL

**signal\_api\_call**

<b>Prototype:</b>	signal_api_call
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Triggers when a client make an API call.
<b>Language support:</b>	Verilog HDL

**write()**

<b>Prototype:</b>	write()		
<b>Arguments:</b>	<table border="0"> <tr> <td style="vertical-align: top;">Verilog HDL: bit[CDT_ADDRESS_W-1:0] address logic[DATA_W-1:0] data</td> <td style="vertical-align: top;">VHDL: bit[CDT_ADDRESS_W-1:0] address address logic[DATA_W-1:0] data bfm_id req_if(bfm_id)</td> </tr> </table>	Verilog HDL: bit[CDT_ADDRESS_W-1:0] address logic[DATA_W-1:0] data	VHDL: bit[CDT_ADDRESS_W-1:0] address address logic[DATA_W-1:0] data bfm_id req_if(bfm_id)
Verilog HDL: bit[CDT_ADDRESS_W-1:0] address logic[DATA_W-1:0] data	VHDL: bit[CDT_ADDRESS_W-1:0] address address logic[DATA_W-1:0] data bfm_id req_if(bfm_id)		
<b>Returns:</b>	void		

<b>Description:</b>	Overwrites the memory content at an address you specify.
<b>Language support:</b>	Verilog HDL, VHDL

# Nios II Custom Instruction Master BFM 14

2015.06.04

UG-01073



Subscribe



Send Feedback

You can use Nios II Custom Instruction Master BFM to verify the following aspects of the Nios II custom instruction master interface:


- Combinational and multicycle master custom instructions
- Extended instructions

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered



Figure 14-1: Custom Instructions Master BFM Block Diagram



The Nios II Custom Instruction Master BFM uses queues to manage instructions. You can use this BFM to manage instructions in the following ways:

- You can create instructions and push them into the instruction queue. The BFM then removes the instructions out one-by-one and drives them on the interface.
- You can insert the instructions simultaneously at the beginning of the simulation.
- If there is no instruction to execute, the BFM drives unknown (X), except on the `readra`, `readrb`, and `writerc` control ports which are driven high.
- The results are inserted into a result queue. You can remove the result on an event basis, or at the end of the simulation.

## Parameters

Table 14-1: Custom Instruction Master BFM Parameter Settings

Option	Default Value	Legal Values	Description
<b>General</b>			
Number of Operands to Use	2	0,1,2	Specifies the number of operands to use. <ul style="list-style-type: none"> <li>0: no operands are used</li> <li>1: use <code>dataa</code> port only</li> <li>2: use <code>dataa</code> and <code>datab</code> ports</li> </ul>
Fixed Length for Multi-cycle Mode	2	N/A	Specifies the fixed length for multi-cycle mode.
<b>Port Enables</b>			
Use Result Port	On	On/Off	When <b>On</b> , the interface includes a <code>result</code> pin.
Use Multi-cycle Mode	Off	On/Off	When <b>On</b> , the interface can include a <code>start</code> pin, a <code>done</code> pin, both pins, or neither pins. The result returns in any of the following conditions: <ul style="list-style-type: none"> <li>With a <code>start</code> signal—Result returns together with an instruction.</li> <li>Without a <code>start</code> signal—Result returns with instruction on the bus at every clock cycle.</li> <li>With a <code>done</code> signal—Result returns at any time.</li> <li>Without a <code>done</code> signal—Result returns at a fixed cycle.</li> </ul>
Using start port	On	On/Off	When <b>On</b> , the interface includes a <code>start</code> pin.
Using done port	On	On/Off	When <b>On</b> , the interface includes a <code>done</code> pin.
Use Extended Port	Off	On/Off	When <b>On</b> , the interface includes a <code>n</code> pin.
Extended Port Width	1	N/A	Specifies the width of the extended <code>n</code> port.
Use Internal Register a	Off	On/Off	When <b>On</b> , the interface includes the <code>readra</code> and <code>a</code> pins.
Use Internal Register b	Off	On/Off	When <b>On</b> , the interface includes the <code>readrb</code> and <code>b</code> pins.
Use Internal Register c	Off	On/Off	When <b>On</b> , the interface includes the <code>readrc</code> and <code>c</code> pins.
<b>Miscellaneous Properties</b>			
VHDL BFM ID	0	0–1023	For VHDL BFMs only. Use this option to assign a unique number to each BFM in the testbench design.

## Nios II Custom Instruction API

### event\_instruction\_start()

<b>Prototype:</b>	event_instruction_start()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Indicates the instruction to be driven to the interface.
<b>Language support:</b>	VHDL

### event\_result\_received()

<b>Prototype:</b>	event_result_received()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Indicates that a result was received.
<b>Language support:</b>	VHDL

### event\_unexpected\_result\_received()

<b>Prototype:</b>	event_unexpected_result_received()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Indicates that a result was received without an instruction.
<b>Language support:</b>	VHDL

**event\_instructions\_completed()**

<b>Prototype:</b>	event_instructions_completed()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Indicates that all instructions were executed.
<b>Language support:</b>	VHDL

**event\_max\_instruction\_queue\_size()**

<b>Prototype:</b>	event_max_instruction_queue_size()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Indicates that pending instructions exceed the maximum level.
<b>Language support:</b>	VHDL

**event\_min\_instruction\_queue\_size()**

<b>Prototype:</b>	event_min_instruction_queue_size()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Indicates that pending instructions are below the minimum level.
<b>Language support:</b>	VHDL

**event\_max\_result\_queue\_size()**

<b>Prototype:</b>	event_max_result_queue_size()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id

<b>Returns:</b>	void
<b>Description:</b>	Indicates that the received result exceeds the maximum level.
<b>Language support:</b>	VHDL

**event\_min\_result\_queue\_size()**

<b>Prototype:</b>	event_min_result_queue_size()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Indicates that the received result is below the minimum level.
<b>Language support:</b>	VHDL

**get\_instruction\_queue\_size()**

<b>Prototype:</b>	int get_instruction_queue_size(int size)
<b>Arguments:</b>	Verilog HDL: None VHDL: instruction_queue_size, bfm_id, req_if(bfm_id)
<b>Returns:</b>	int size.
<b>Description:</b>	Returns the number of instructions in the queue.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_result\_delay()**

<b>Prototype:</b>	int get_result_delay()
<b>Arguments:</b>	Verilog HDL: None VHDL: result_delay, bfm_id, req_if(bfm_id)
<b>Returns:</b>	Width of the data (ci_data_t) that can contain the following variables: <ul style="list-style-type: none"> <li>• [Word_width-1:0]</li> <li>• [Ext_width-1:0]</li> <li>• [Addr_width-1:0]</li> </ul>

<b>Description:</b>	Returns the result delay.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_result\_queue\_size()**

<b>Prototype:</b>	<code>int get_result_queue_size(int size)</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>result_queue_size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>int size</code> .
<b>Description:</b>	Returns the number of results in the queue.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_result\_value()**

<b>Prototype:</b>	<code>string get_result_value()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>result_value, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	Width of the data ( <code>ci_data_t</code> ) that can contain the following variables: <ul style="list-style-type: none"> <li>• <code>[Word_width-1:0]</code></li> <li>• <code>[Ext_width-1:0]</code></li> <li>• <code>[Addr_width-1:0]</code></li> </ul>
<b>Description:</b>	Returns the instruction result.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_version()**

<b>Prototype:</b>	<code>string get_version()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	<code>string</code>
<b>Description:</b>	Returns the BFM version as a string of three integers separated by periods. For example, version 13.1 sp1 is encoded as "13.1.1".

<b>Language support:</b>	Verilog HDL
--------------------------	-------------

**insert\_instruction()**

<b>Prototype:</b>	void insert_instruction()	
<b>Arguments:</b>	<b>Verilog HDL:</b>	<b>VHDL:</b>
	ci_data_t dataa	ci_data_t dataa
	ci_data_t datab	ci_data_t datab
	ci_n_t n	ci_n_t n
	ci_addr_t a	ci_addr_t a
	ci_addr_t b	ci_addr_t b
	ci_addr_t c	ci_addr_t c
	logic readra	logic readra
	logic readrb	logic readrb
	logic writerc	logic writerc
	ci_data_t idle	ci_data_t idle
	int err_inj	int err_inj
		bfm_id
	req_if(bfm_id)	
<b>Returns:</b>	void	
<b>Description:</b>	A simplified API to set and push instructions.	
<b>Language support:</b>	Verilog HDL, VHDL	

**pop\_result()**

<b>Prototype:</b>	void pop_result()
<b>Arguments:</b>	Verilog HDL: None VHDL: bfm_id, req_if(bfm_id)
<b>Returns:</b>	void.
<b>Description:</b>	Removes the result instruction from the queue before querying the contents.
<b>Language support:</b>	Verilog HDL, VHDL

### push\_instruction()

<b>Prototype:</b>	void push_instruction()	
<b>Arguments:</b>	Verilog HDL: None VHDL: bfm_id, req_if(bfm_id)	
<b>Returns:</b>	void	
<b>Description:</b>	Inserts a new instruction into the queue.	
<b>Language support:</b>	Verilog HDL, VHDL	

### retrieve\_result()

<b>Prototype:</b>	void retrieve_result()	
<b>Arguments:</b>	Verilog HDL: output ci_data_t value.	VHDL: output ci_data_t value.
	output bfmci_data_t_iddelay.	output bfmci_data_t_iddelay.
		bfm_id
		req_if(bfm_id)
<b>Returns:</b>	void	
<b>Description:</b>	A simplified API to remove and retrieve results.	
<b>Language support:</b>	Verilog HDL, VHDL	

### set\_ci\_clk\_en()

<b>Prototype:</b>	void set_ci_clk_en()	
<b>Arguments:</b>	Verilog HDL: bit enable VHDL: bit enable, bfm_id, req_if(bfm_id)	
<b>Returns:</b>	void	
<b>Description:</b>	Sets the ci_clk_en signal synchronously with the clock.	
<b>Language support:</b>	Verilog HDL, VHDL	

**set\_clock\_enable\_timeout()**

<b>Prototype:</b>	void set_clock_enable_timeout()
<b>Arguments:</b>	Verilog HDL: int timeout VHDL: int timeout, bfm_id, req_if
<b>Returns:</b>	void
<b>Description:</b>	Sets the timeout value for the clock enable. Sets the value to 0 (zero) to disable timeouts.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_instruction\_a()**

<b>Prototype:</b>	void set_instruction_a()
<b>Arguments:</b>	Verilog HDL: ci_addr_t address VHDL: ci_addr_t address, bfm_id, req_if (bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the instruction register file address a value.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_instruction\_b()**

<b>Prototype:</b>	void set_instruction_b()
<b>Arguments:</b>	Verilog HDL: ci_addr_t address VHDL: ci_addr_t address, bfm_id, req_if (bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the instruction register file address b value.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_instruction\_c()**

<b>Prototype:</b>	void set_instruction_c()
<b>Arguments:</b>	Verilog HDL: ci_addr_t address VHDL: ci_addr_t address, bfm_id, req_if (bfm_id)

<b>Returns:</b>	void
<b>Description:</b>	Sets the instruction register file address c value.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_instruction\_dataa()**

<b>Prototype:</b>	void set_instruction_dataa()
<b>Arguments:</b>	Verilog HDL: ci_data_t data VHDL: ci_data_t data, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the instruction dataa operand value.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_instruction\_datab()**

<b>Prototype:</b>	void set_instruction_datab()
<b>Arguments:</b>	Verilog HDL: ci_data_t data VHDL: ci_data_t data, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the instruction datab operand value.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_instruction\_err\_inject()**

<b>Prototype:</b>	void set_instruction_err_inject()
<b>Arguments:</b>	Verilog HDL: int err_inj VHDL: int err_inj, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the instruction to execute in pre-defined error.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_instruction\_idle()**

<b>Prototype:</b>	void set_instruction_idle()
<b>Arguments:</b>	Verilog HDL: ci_data_t idle VHDL: ci_data_t idle, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the instruction idle value.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_instruction\_n()**

<b>Prototype:</b>	void set_instruction_n()
<b>Arguments:</b>	Verilog HDL: ci_n_t code VHDL: ci_n_t code, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the instruction extended opcode value n.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_instruction\_readra()**

<b>Prototype:</b>	void set_instruction_readra()
<b>Arguments:</b>	Verilog HDL: logic enable VHDL: logic enable, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the instruction register file read a value.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_instruction\_readrb()**

<b>Prototype:</b>	void set_instruction_readrb()
<b>Arguments:</b>	Verilog HDL: logic enable VHDL: logic enable, bfm_id, req_if(bfm_id)

<b>Returns:</b>	void
<b>Description:</b>	Sets the instruction register file read <i>b</i> value.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_instruction\_timeout()**

<b>Prototype:</b>	void set_instruction_timeout()
<b>Arguments:</b>	Verilog HDL: int timeout VHDL: int timeout, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the timeout value for an instruction. Sets the value to 0 (zero) to disable the timeout.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_instruction\_writerc()**

<b>Prototype:</b>	void set_instruction_writerc()
<b>Arguments:</b>	Verilog HDL: logic enable VHDL: logic enable, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the instruction register file write <i>c</i> value.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_max\_instruction\_queue\_size()**

<b>Prototype:</b>	void set_max_instruction_queue_size(int size).
<b>Arguments:</b>	Verilog HDL: int size VHDL: int size, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the pending instruction queue size maximum threshold.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_max\_result\_queue\_size()**

<b>Prototype:</b>	<code>void set_max_result_queue_size(int size).</code>
<b>Arguments:</b>	Verilog HDL: <code>int size</code> VHDL: <code>int size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the pending result queue size maximum threshold.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_min\_instruction\_queue\_size()**

<b>Prototype:</b>	<code>void set_min_instruction_queue_size(int size).</code>
<b>Arguments:</b>	Verilog HDL: <code>int size</code> VHDL: <code>int size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the pending instruction queue size minimum threshold.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_min\_result\_queue\_size()**

<b>Prototype:</b>	<code>void set_min_result_queue_size(int size).</code>
<b>Arguments:</b>	Verilog HDL: <code>int size</code> VHDL: <code>int size, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the pending result queue size minimum threshold.
<b>Language support:</b>	Verilog HDL, VHDL

**set\_result\_timeout()**

<b>Prototype:</b>	<code>void set_result_timeout()</code>
<b>Arguments:</b>	Verilog HDL: <code>int timeout</code> VHDL: <code>int timeout, bfm_id, req_if(bfm_id)</code>

<b>Returns:</b>	void
<b>Description:</b>	Sets the timeout value for a result. Set the value to 0 to disable timeout.
<b>Language support:</b>	Verilog HDL, VHDL

### signal\_unexpected\_result\_received

<b>Prototype:</b>	signal_unexpected_result_received
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that a result has been received without an instruction.
<b>Language support:</b>	Verilog HDL

### signal\_fatal\_error

<b>Prototype:</b>	signal_fatal_error
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a fatal error has occurred in this module.
<b>Language support:</b>	Verilog HDL

### signal\_instructions\_completed

<b>Prototype:</b>	signal_instructions_completed
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that all instructions in the BFM has been executed.
<b>Language support:</b>	Verilog HDL

**signal\_instruction\_start**

<b>Prototype:</b>	signal_instruction_start
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that an instruction has been driven to the interface.
<b>Language support:</b>	Verilog HDL

**signal\_max\_instruction\_queue\_size**

<b>Prototype:</b>	signal_max_instruction_queue_size
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that the maximum pending instruction queue size threshold has been exceeded.
<b>Language support:</b>	Verilog HDL

**signal\_max\_result\_queue\_size**

<b>Prototype:</b>	signal_max_result_queue_size
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that the maximum pending result queue size threshold has been exceeded.
<b>Language support:</b>	Verilog HDL

**signal\_min\_instruction\_queue\_size**

<b>Prototype:</b>	signal_min_instruction_queue_size
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.

<b>Returns:</b>	void
<b>Description:</b>	Signals that the pending instruction queue size is below the minimum threshold.
<b>Language support:</b>	Verilog HDL

### signal\_min\_result\_queue\_size

<b>Prototype:</b>	signal_min_result_queue_size
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that the pending result queue size is below the minimum threshold.
<b>Language support:</b>	Verilog HDL

### signal\_result\_received

<b>Prototype:</b>	signal_result_received
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that a result has been received.
<b>Language support:</b>	Verilog HDL

# Nios II Custom Instruction Slave BFM 15

2015.06.04

UG-01073



Subscribe




Send Feedback

You can use Nios II Custom Instruction Slave BFM to verify the following aspects of the Nios II custom instruction slave interface:

- Combinational and multicycle slave custom instructions
- Extended instructions

Figure 15-1: Custom Instructions Slave BFM Block Diagram



© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered

ALTERA®

The Nios II Custom Instruction Slave BFM does not use queues to manage the instructions or results. Without queues, the BFM uses events to retrieve the instructions and to drive results. This method allows greater flexibility in controlling the output result. For example, driving a result when the interface is unknown. The BFM drives the old result onto the interface if you do not provide a new result for an instruction. If there is no instruction, the BFM drives unknown (X) on the interface.

## Parameters

Table 15-1: Custom Instruction Slave BFM Parameter Settings

Option	Default Value	Legal Values	Description
<b>General</b>			
Number of Operands to Use	2	0,1,2	Specifies the number of operands to use. <ul style="list-style-type: none"> <li>0: no operands are used.</li> <li>1: use <code>dataa</code> port only.</li> <li>2: use <code>dataa</code> and <code>datab</code> ports.</li> </ul>
Fixed Length for Multi-cycle Mode	2	N/A	Specifies the fixed length for multi-cycle mode.
<b>Port Enables</b>			
Use Result Port	On	On/Off	When <b>On</b> , the interface includes a <code>result</code> pin.
Use Multi-cycle Mode	Off	On/Off	When <b>On</b> , the interface can include a <code>start</code> pin, a <code>done</code> pin, both pins, or neither pins. The result returns in any of the following conditions: <ul style="list-style-type: none"> <li>With a <code>start</code> signal—Result returns together with an instruction.</li> <li>Without a <code>start</code> signal—Result returns with instruction on the bus at every clock cycle.</li> <li>With a <code>done</code> signal—Result returns at any time.</li> <li>Without a <code>done</code> signal—Result returns at a fixed cycle.</li> </ul>
Using start port	On/	On/Off	When <b>On</b> , the interface includes a <code>start</code> pin.
Using done port	On/	On/Off	When <b>On</b> , the interface includes a <code>done</code> pin.
Use Extended Port	Off	On/Off	When <b>On</b> , the interface includes a <code>n</code> pin.
Extended Port Width	1	N/A	Specifies the width of the extended <code>n</code> port.
Use Internal Register <code>a</code>	Off	On/Off	When <b>On</b> , the interface includes the <code>readra</code> and <code>a</code> pins.

Option	Default Value	Legal Values	Description
Use Internal Register b	Off	On/Off	When <b>On</b> , the interface includes the <code>readrb</code> and <code>b</code> pins.
Use Internal Register c	Off	On/Off	When <b>On</b> , the interface includes the <code>readrc</code> and <code>c</code> pins.
<b>Miscellaneous Properties</b>			
VHDL BFM ID	0	0–1023	For VHDL BFM only. Use this option to assign a unique number to each BFM in the testbench design.

## Nios II Custom Instruction Slave BFM API

### event\_known\_instruction\_received()

<b>Prototype:</b>	<code>event_known_instruction_received()</code>
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: <code>bfm_id</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Indicates that a change occurred on the instruction interface and there is no unknown value.
<b>Language support:</b>	VHDL

### event\_instruction\_inconsistent()

<b>Prototype:</b>	<code>event_instruction_inconsistent()</code>
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: <code>bfm_id</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Indicates that an instruction changed before the previous instruction finished.
<b>Language support:</b>	VHDL

### event\_instruction\_unchanged()

<b>Prototype:</b>	<code>event_instruction_unchanged()</code>
-------------------	--

<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Indicates that an instruction sampled on the interface has not changed from the previous instruction.
<b>Language support:</b>	VHDL

### event\_result\_driven()

<b>Prototype:</b>	event_result_driven()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Indicates that the result will be driven out from the slave.
<b>Language support:</b>	VHDL

### event\_result\_done()

<b>Prototype:</b>	event_result_done()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void
<b>Description:</b>	Indicates that the master accepted the result.
<b>Language support:</b>	VHDL

### event\_unknown\_instruction\_received()

<b>Prototype:</b>	event_unknown_instruction_received()
<b>Arguments:</b>	Verilog HDL: N.A. VHDL: bfm_id
<b>Returns:</b>	void

<b>Description:</b>	Indicates that a change occurred on the instruction interface and there is an unknown value.
<b>Language support:</b>	VHDL

### get\_ci\_clk\_en()

<b>Prototype:</b>	<code>void get_ci_clk_en(bit enable)</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>clk_en, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>bit enable</code>
<b>Description:</b>	Retrieves the clock enable signal.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_instruction\_a()

<b>Prototype:</b>	<code>string get_instruction_a()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>instruction_a, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>ci_addr_t</code>
<b>Description:</b>	Retrieves the instruction register file address a value.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_instruction\_b()

<b>Prototype:</b>	<code>string get_instruction_b()</code>
<b>Arguments:</b>	Verilog HDL: None VHDL: <code>instruction_b, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>ci_addr_t</code>
<b>Description:</b>	Retrieves the instruction register file address b value.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_instruction\_c()**

<b>Prototype:</b>	string get_instruction_c()
<b>Arguments:</b>	Verilog HDL: None VHDL: instruction_c, bfm_id, req_if(bfm_id)
<b>Returns:</b>	ci_addr_t
<b>Description:</b>	Retrieves the instruction register file address c value.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_instruction\_dataa()**

<b>Prototype:</b>	void get_instruction_dataa()
<b>Arguments:</b>	Verilog HDL: None VHDL: instruction_dataa, bfm_id, req_if(bfm_id)
<b>Returns:</b>	ci_data_t data
<b>Description:</b>	Retrieves the instruction dataa operand value.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_instruction\_datab()**

<b>Prototype:</b>	void get_instruction_datab()
<b>Arguments:</b>	Verilog HDL: None VHDL: instruction_datab, bfm_id, req_if(bfm_id)
<b>Returns:</b>	ci_data_t data
<b>Description:</b>	Retrieves the instruction datab operand value.
<b>Language support:</b>	Verilog HDL, VHDL

**get\_instruction\_idle()**

<b>Prototype:</b>	void get_instruction_idle()
-------------------	-----------------------------

<b>Arguments:</b>	Verilog HDL: None VHDL: instruction_idle, bfm_id, req_if(bfm_id)
<b>Returns:</b>	ci_data_t
<b>Description:</b>	Retrieves the pre-instruction idle value.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_instruction\_n()

<b>Prototype:</b>	void get_instruction_n()
<b>Arguments:</b>	Verilog HDL: None VHDL: instruction_n, bfm_id, req_if(bfm_id)
<b>Returns:</b>	ci_n_t
<b>Description:</b>	Retrieves the instruction extended opcode value n.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_instruction\_readra()

<b>Prototype:</b>	logic get_instruction_readra()
<b>Arguments:</b>	Verilog HDL: None VHDL: instruction_readra, bfm_id, req_if(bfm_id)
<b>Returns:</b>	logic
<b>Description:</b>	Retrieves the instruction register file read a value.
<b>Language support:</b>	Verilog HDL, VHDL

## get\_instruction\_readrb()

<b>Prototype:</b>	logic get_instruction_readrb()
<b>Arguments:</b>	Verilog HDL: None VHDL: instruction_readrb, bfm_id, req_if(bfm_id)
<b>Returns:</b>	logic

<b>Description:</b>	Retrieves the instruction register file read b value.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_instruction\_writerc()

<b>Prototype:</b>	logic get_instruction_writerc()
<b>Arguments:</b>	Verilog HDL: None VHDL: instruction_writerc, bfm_id, req_if(bfm_id)
<b>Returns:</b>	logic
<b>Description:</b>	Retrieves the instruction register file write c value.
<b>Language support:</b>	Verilog HDL, VHDL

### get\_version()

<b>Prototype:</b>	string get_version()
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	string
<b>Description:</b>	Returns BFM version as a string of three integers separated by periods. For example, version 10.1 sp1 is encoded as "10.1.1".
<b>Language support:</b>	Verilog HDL

### insert\_result()

<b>Prototype:</b>	void insert_result()	
<b>Arguments:</b>	Verilog HDL: ci_data_t value	VHDL: ci_data_t value
	ci_data_t delay	ci_data_t delay
	int err_inj	int err_inj
		bfm_id
		req_if(bfm_id)

<b>Returns:</b>	void
<b>Description:</b>	A simplified API to set results.
<b>Language support:</b>	Verilog HDL, VHDL

### retrieve\_instruction()

<b>Prototype:</b>	void retrieve_instruction.	
<b>Arguments:</b>	Verilog HDL:	VHDL:
	output ci_data_t dataa	output ci_data_t dataa
	output ci_data_t datab	output ci_data_t datab
	output ci_n_t n	output ci_n_t n
	output ci_addr_t a	output ci_addr_t a
	output ci_addr_t b	output ci_addr_t b
	output ci_addr_t c	output ci_addr_t c
	output logic readra	output logic readra
	output logic readrb	output logic readrb
	output logic writerc	output logic writerc
	output ci_data_t idle	output ci_data_t idle
		bfm_id
	req_if(bfm_id)	
<b>Returns:</b>	void	
<b>Description:</b>	A simplified API to retrieve instruction.	
<b>Language support:</b>	Verilog HDL, VHDL	

### set\_clock\_enable\_timeout()

<b>Prototype:</b>	void set_clock_enable_timeout()
<b>Arguments:</b>	Verilog HDL: int timeout VHDL: int timeout, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void

<b>Description:</b>	Sets the timeout value for the clock enable. Set the value to 0 to disable timeout.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_instruction\_a()

<b>Prototype:</b>	<code>void set_instruction_a()</code>
<b>Arguments:</b>	Verilog HDL: <code>ci_addr_t address</code> VHDL: <code>ci_addr_t address, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the instruction register file address a value.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_instruction\_b()

<b>Prototype:</b>	<code>void set_instruction_b()</code>
<b>Arguments:</b>	Verilog HDL: <code>ci_addr_t address</code> VHDL: <code>ci_addr_t address, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the instruction register file address b value.
<b>Language support:</b>	Verilog HDL, VHDL

### set\_instruction\_c()

<b>Prototype:</b>	<code>void set_instruction_c()</code>
<b>Arguments:</b>	Verilog HDL: <code>ci_addr_t address</code> VHDL: <code>ci_addr_t address, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the instruction register file address c value.
<b>Language support:</b>	Verilog HDL, VHDL

## set\_instruction\_timeout()

<b>Prototype:</b>	<code>void set_instruction_timeout()</code>
<b>Arguments:</b>	Verilog HDL: <code>int timeout</code> VHDL: <code>int timeout, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the timeout value for an instruction. Set the value to 0 to disable timeouts.
<b>Language support:</b>	Verilog HDL, VHDL

## set\_result\_delay()

<b>Prototype:</b>	<code>void set_result_delay()</code>
<b>Arguments:</b>	Verilog HDL: <code>ci_data_t delay</code> VHDL: <code>ci_data_t delay, bfm_id, req_if(bfm_id)</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the instruction result delay.
<b>Language support:</b>	Verilog HDL, VHDL

## set\_result\_err\_inject()

<b>Prototype:</b>	<code>void set_result_err_inject()</code>
<b>Arguments:</b>	Verilog HDL: <code>int err_inj</code> VHDL: <code>int err_inj, bfm_id, req_if</code>
<b>Returns:</b>	<code>void</code>
<b>Description:</b>	Sets the instruction result to execute in pre-defined error.
<b>Language support:</b>	Verilog HDL, VHDL

## set\_result\_value()

<b>Prototype:</b>	<code>void set_result_value()</code>
-------------------	--------------------------------------

<b>Arguments:</b>	Verilog HDL: ci_data_t value VHDL: ci_data_t value, bfm_id, req_if(bfm_id)
<b>Returns:</b>	void
<b>Description:</b>	Sets the instruction result.
<b>Language support:</b>	Verilog HDL, VHDL

## signal\_fatal\_error

<b>Prototype:</b>	signal_fatal_error
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Notifies the testbench that a fatal error has occurred in this module.
<b>Language support:</b>	Verilog HDL

## signal\_instructions\_inconsistent

<b>Prototype:</b>	signal_instructions_inconsistent
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that an instruction has changed while the previous instruction has not completed.
<b>Language support:</b>	Verilog HDL

## signal\_known\_instruction\_received

<b>Prototype:</b>	signal_known_instruction_received
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void

<b>Description:</b>	Signals that a change has occurred on the instruction interface and there is no unknown value.
<b>Language support:</b>	Verilog HDL

## signal\_result\_done

<b>Prototype:</b>	signal_result_done
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that a result has been received by the master.
<b>Language support:</b>	Verilog HDL

## signal\_result\_driven

<b>Prototype:</b>	signal_result_driven
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that a result has been driven from the slave interface.
<b>Language support:</b>	Verilog HDL

## signal\_unknown\_instruction\_received

<b>Prototype:</b>	signal_unknown_instruction_received
<b>Arguments:</b>	Verilog HDL: None VHDL: N.A.
<b>Returns:</b>	void
<b>Description:</b>	Signals that a change has occurred on the instruction interface and there is an unknown value.
<b>Language support:</b>	Verilog HDL

# Avalon-ST Verilog HDL Testbench 16

2015.06.04

UG-01073



Subscribe



Send Feedback

This testbench shows how to use Avalon-ST Source and Sink BFM's to verify an Avalon-ST component using a Qsys-generated testbench. In this example, the Avalon-ST Single-Clock FIFO buffer is the DUT. The testbench includes both the Avalon-ST Source and Sink BFM's to verify the DUT behavior.

The following software and file are required to run the test:

- Quartus II software, version 12.0 or higher.
- ModelSim-AE software that you installed with the Quartus II software.

The **ug\_avalon\_verification\_ip.zip** file. This design example file is available for download at [https://www.altera.com/content/dam/altera-www/global/en\\_US/others/literature/ug/ug\\_avalon\\_verification\\_ip.zip](https://www.altera.com/content/dam/altera-www/global/en_US/others/literature/ug/ug_avalon_verification_ip.zip).

This testbench is available for Verilog HDL. Refer to the link below for an example VHDL testbench.

## Related Information

[Avalon-MM VHDL Testbench Description](#) on page 17-6

## Verifying Avalon-ST DUT


The following figure shows the testbench to verify the Avalon-ST Single-Clock FIFO buffer using the Avalon-ST Source and Sink BFM's. The testbench includes the following components:

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered

- The Avalon Clock Source BFM provides the clock to the DUT.
- The Reset Source BFM provides the reset to the DUT.
- The Avalon-ST Source BFM connects to the DUT and drives transactions.
- The Avalon-ST Sink BFM monitors transactions from the Avalon-ST Single-Clock FIFO buffer.
- The test program controls the BFM's using the BFM API to drive and monitor transactions.

Figure 16-1: Top-Level Testbench for Avalon-ST DUT Component



## Understanding the Test Steps

The test flow includes the following steps:

1. The test program initializes the BFM's.
2. The test program runs the following three parallel processes:
  - a. Process 1 creates and sends four test transactions to the source BFM. The transactions consist of the following six Avalon-ST signals: `data`, `channel`, `error`, `empty`, `startofpacket`, `endofpacket`, and `idle`. The Avalon-ST Source BFM drives the transactions to the Avalon-ST Single-Clock FIFO buffer. In addition, the Avalon-ST Source BFM keeps a local copy of the transactions for future reference. The Avalon-ST Source BFM prints the transaction values in the ModelSim transcript console.
  - b. Process 2 controls the Avalon-ST Sink BFM. When the Avalon-ST Sink BFM receives a transaction, it completes the following steps:

- It reads the transaction values.
  - It prints the transaction values on the ModelSim transcript console.
  - It compares the values it receives to the values from the Avalon-ST Source BFM.
  - It reports any mismatch in values as failures.
  - During this process, the Avalon-ST Sink BFM backpressures the Avalon-ST Single-Clock FIFO buffer.
- c. Process 3 measures the response latency when the Avalon-ST Single-Clock FIFO buffer backpressures the Avalon-ST Source BFM. The Avalon-ST Source BFM prints the transaction values on the ModelSim transcript console.
3. The parallel processes terminate when the Avalon-ST Source and Sink BFM transaction queues are empty and all four transactions are complete.
  4. The test program prints a pass or fail message in the ModelSim transcript console. The test passes if the following condition is met: All transactions the Source BFM sends to the Single-Clock FIFO buffer match the transactions received by the Sink BFM.

## Setting up the Test

In this section you generate a testbench system in Qsys for the DUT.

Before you run the design file, unzip the `ug_avalon_verification_ip.zip` file to a working directory on your hard drive. This location is referred to as `<working_directory>`.

1. On the Windows Start menu, point to **All Programs**, then **Altera**, and click **Quartus II**<version number> to run the Quartus II software.
2. On the File menu, click **Open**. Select `st_bfm_project.qpf` located in `<working_directory>/ug_avalon_verification/qsys`.
3. On the Tools menu, click **Qsys**.
4. On the Qsys File menu, open `st_bfm_qsys_tutorial.qsys`. This is a blank Qsys system.
5. On the Device Family tab, for Device family, select **Stratix V**. (You can leave the actual **Device** unknown.)
6. Type `fifo` in the search box located in the **Component Library** panel. From the search results, double-click on the **Avalon-ST Single Clock FIFO** component.
7. In the parameter editor, change the parameter values to match the values listed in the following table.

**Table 16-1: Avalon-ST Single Clock FIFO Parameter Values**

Parameters	Value
<b>Symbols per beat</b>	<b>4</b>
<b>Bits per symbol</b>	<b>8</b>
<b>FIFO depth</b>	<b>2</b>
<b>Channel width</b>	<b>3</b>
<b>Error width</b>	<b>3</b>
<b>Use packets</b>	<b>On</b>
<b>Use fill level</b>	<b>Off</b>
<b>Use store and forward</b>	<b>Off</b>

Parameters	Value
Use almost full status	Off
Use almost empty status	Off
Enable explicit maxChannel	Off
Explicit maxChannel	Off

8. Click **Finish**.

9. Right-click on the `sc_fifo_0` component and select **Rename**. Rename the component to `dut`.

10. On the **System Contents** tab, in the **Export** column, rename the exported interface names to match the names listed in the table.

**Table 16-2: Avalon-ST Single Clock FIFO Exported Interface Names**

Interface Name	Description	Export Name
<code>clk</code>	<b>Clock Input</b>	<code>clk</code>
<code>clk_reset</code>	<b>Reset Input</b>	<code>reset</code>
<code>in</code>	<b>Avalon Streaming Sink</b>	<code>st_in</code>
<code>out</code>	<b>Avalon Streaming Source</b>	<code>st_out</code>

## Generating a Qsys Testbench System

Follow these steps to generate a testbench system for the DUT:

1. On the **Generation** tab, select **Generate Testbench**.
2. Change the parameter values to match the values listed in the table.

**Table 16-3: Generation Tab Parameter Values**

Parameters	Value
<b>Simulation</b>	
Create testbench Qsys system	Standard, BFM's for standard Qsys Interfaces
Create simulation model	Verilog
Allow mixed-language simulation	Leave this option off
<b>Output Directory</b>	
Testbench	<code>working_directory/ug_avalon_verification/qsys/st_bfm_qsys_tutorial</code>

3. Click **Generate**. Save the system if you are prompted to do so. Do not close the Qsys window after successful generation.

**Note:** The test program for this tutorial is located in `<working_directory>/ug_avalon_verification/qsys/user_test_program`.

## Setting up the Simulation Environment

To set up the simulation environment for your test program, open your ModelSim script file (**.tcl** or **.do**). Set the hierarchy variables used in the Qsys-generated simulation script (**msim\_setup.tcl**). The ModelSim script file (**load\_sim.tcl**) included with this tutorial has the correct hierarchy variable settings. The following coding examples show how to set up the hierarchical variables used in the Qsys-generated simulation model.

**Table 16-4: Coding Examples to Set Hierarchy Variables**

Hierarchy Variables Coding Example	Description
<pre>set TOP_LEVEL_NAME "top"</pre>	Sets the name of the top level file that instantiates the Qsys-generated testbench system and the test program.
<pre>set QSYS_SIMDIR "../st_bfm_qsys_tutorial/ testbench"</pre>	Sets the Qsys simulation path to the directory that includes the ModelSim script. You must set this path when your ModelSim script file ( <b>msim_setup.tcl</b> ) and test program are located in different directories.

The hierarchy variables enable the ModelSim script to complete the following tasks necessary for the simulation:

- Source **msim\_setup.tcl**.
- Use the command aliases defined in the Qsys-generated simulation script to compile the device library files and SystemVerilog design files (**test\_program.sv** and **top.sv**). These files instantiate the test program and the Qsys-generated testbench simulation model.

The ModelSim script (**load\_sim.tcl**) then uses the command alias to elaborate the top-level simulation design. It also loads the **wave.do** file that sets up the waveform view in the ModelSim-Altera software.

## Running the Simulation

In this section, you run a simulation in the ModelSim-Altera software on the testbench that you created. To complete this simulation, use the test program provided in the design files to provide the stimulus. By default, **msim\_setup.tcl** compiles the BFM source files into different libraries. In this tutorial, the BFM source files must be in a single library.

Complete the following steps to compile the source files to a single directory:

1. In Qsys, on the **Tools** menu click **Nios II Command Shell**.
2. In Nios II Command Shell, change the directory to **<working\_directory> /ug\_avalon\_verification /qsys**.
3. Type the following command and hit enter:

```
ip-make-simscript --spd=st_bfm_qsys_tutorial_tb.spd --output-directory=./  
st_bfm_qsys_tutorial/testbench/ --compile-to-work
```

4. To run the simulation, start the ModelSim-Altera software.
5. On the File menu click **Change Directory**.

6. Navigate to `<working_directory>/ug_avalon_verification/qsys/user_test_program` directory, and click **OK**.
7. On the Compile menu, click **Compile Options**.
8. Click the **Verilog & System Verilog** tab.
9. In the **Language Syntax** box, select **Use SystemVerilog** and click **OK**.
10. On the File menu, click **Load > Macro File**.

**Note:** Ensure you activate your cursor on the ModelSim-Altera Transcript window, otherwise the **Load** function is disabled.

11. Select `load_sim.tcl`, and click **Open**. The Tcl file creates a new working library, compiles all source files, runs simulation, and loads signals into the ModelSim waveform viewer.
12. To run the simulation, type the following command in the ModelSim-Altera transcript console:

```
run 1200 ns
```

**Note:** You can run the `h` command to show the available options for the `msim_setup.tcl` macro script.

## Observing the Results

You can view the simulation results in the following two ways:

- In the ModelSim transcript console
- In the waveforms window

The transcript ModelSim transcript provides the following information:

- When the Avalon-ST source BFM drives a transaction, it also prints the transaction to the ModelSim transcript window.
- The Avalon-ST Sink BFM also prints the transactions it receives on the transcript window.
- The Avalon-ST Sink BFM compares the transaction it receives with the one sent by the Avalon-ST Source BFM. The results of the comparison are printed on the transcript window.
- The `idles` values for the source and sink are different:
  - The Avalon-ST Source BFM sets the number of idle cycles to zero using the `set_transaction_idles` function.
  - The Avalon-ST Sink BFM waits for three cycles before receiving the first transaction. The three-cycle delay is necessary for the transaction to propagate from the input to the output of the sink FIFO buffer.
  - The difference in values for the `idle` field is not an error. The Avalon-ST interface protocol allows source and sink components to have different latencies.


The following example shows the ModelSim transcript for the source response latency. This latency is the number of clock cycles the Avalon-ST Single-Clock FIFO buffer takes when the Avalon-ST Single-Clock FIFO buffer backpressures the Avalon-ST Source BFM. The third response shows a non-zero response latency. During the third transaction, the Avalon-ST Single-Clock FIFO buffer is full. It is not able to receive the transaction. As a result, the Avalon-ST Single-Clock FIFO buffer backpressures the Avalon-ST Source BFM.

```
# 1030000:INFO:top.pgm.test_threads.source_response_thread: Source response latency
0
# 1050000:INFO:top.pgm.test_threads.source_response_thread: Source response latency
0
# 1090000:INFO:top.pgm.test_threads.source_response_thread: Source response latency
1
```

```
# 1110000:INFO:top.pgm.test_threads.source_response_thread: Source response latency
0
```

**Figure 16-2: Timing from ModelSim Simulation**

This figure shows the simulation timing from the ModelSim wave window.



# Avalon-MM Verilog HDL and VHDL Testbenches 17

2015.06.04

UG-01073



Subscribe



Send Feedback

Altera provides the Avalon-MM example testbench for both Verilog HDL and VHDL.

There are two versions of the Avalon-MM testbench. The first version tests a single Avalon-MM Master and Slave pair. The second version includes two Avalon-MM Masters. Each Avalon-MM Master connects to two Avalon-MM Slaves.


All of the testbench examples are included in **ug\_avalon\_verification\_ip.zip**. This file is available on the Altera website as [https://www.altera.com/content/dam/altera-www/global/en\\_US/others/literature/ug/ug\\_avalon\\_verification\\_ip.zip](https://www.altera.com/content/dam/altera-www/global/en_US/others/literature/ug/ug_avalon_verification_ip.zip).

## Avalon-MM Verilog HDL Testbench Description

At the top-level, the Verilog HDL version of the Avalon-MM testbench includes two modules:

- The System Under Test- This module includes the Avalon-MM Master and Slaves components, the Avalon-MM Master and Slave BFM, and the Interconnect.
- The Test Program- The module includes Master Command, Master Response, and Slave Threads.

Figure 17-1: Verilog HDL Testbench for Two Avalon-MM Masters and Slaves



© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered

ALTERA®

The Master Command Thread performs the following functions:

- Generates random commands
- Passes the commands to Avalon-MM Master BFM
- Saves the commands in a FIFO for command and response verification

The Slave Thread performs the following functions:

- Randomly sets backpressure cycles to Avalon-MM Slave BFM
- Waits for valid commands
- Retrieves valid commands from the Avalon-MM Slave BFM
- Verifies commands against the expected command
- Sends read data for read commands. The read data is saved in a FIFO for verification

The Master Response Thread performs the following functions:

- Waits for valid read data responses
- Retrieves read responses from the BFM
- Verifies the read response against the expected data

The test program sends the following transaction types:

- Non-bursting writes
- Non-bursting reads
- Bursting writes
- Bursting reads

## Running the Verilog HDL Testbench for a Single Avalon-MM Master and Slave Pair

1. Unzip **ug\_avalon\_verification\_ip.zip** to a working directory.
2. Open **<working\_dir>/avlm\_avls\_1x1.qsys**.
3. Complete the following steps to generate the testbench:
  - a. On the Generate menu, select **Generate HDL**.
  - b. Specify the parameters shown in the following table:

**Table 17-1: Generation Parameters**

Parameter	Value
<b>Synthesis</b>	
<b>Create HDL design files for synthesis</b>	Leave this option off
<b>Create timing and resource estimates for third-party EDA synthesis tools</b>	Leave this option off
<b>Create block symbol file (.bsf)</b>	Leave this option on
<b>Simulation</b>	
<b>Create simulation model</b>	<b>Verilog</b>
<b>Allow mixed-language simulation</b>	Leave this option off
<b>Output Directory</b>	

Parameter	Value
<b>Path</b>	<code>&lt;working_dir&gt;/avlm_avls_1x1</code>

- c. Click **Generate**.  
The Qsys **Generate** window displays informational messages as it generates the testbench.
- d. Close the **Generate** window.
4. Start the ModelSim<sup>®</sup> simulator.
5. To run the simulation, type the following command in your working directory:

```
do run_simulation.tcl
```

This command compiles all the required HDL files, elaborates, and runs the simulation.

### Example 17-1: Timing for a Write Burst with a Burst Count of Four





Figure 17-2: Timing for a Read with Burst Count of Three



## Running the Verilog HDL Testbench for the Two Avalon-MM Masters and Slaves

1. Unzip `ug_avalon_verification_ip.zip` to a working directory.
2. Open `<working_dir>/avlm_avls_2x2.qsys`.
3. Complete the following steps to generate the testbench:
  - a. On the Generate menu, select **Generate HDL**.
  - b. Specify the parameters shown in the following table:

Table 17-2: Generation Parameters

Parameter	Value
<b>Synthesis</b>	
Create HDL design files for synthesis	Leave this option off
Create timing and resource estimates for third-party EDA synthesis tools	Leave this option off
Create block symbol file (.bsf)	Leave this option on
<b>Simulation</b>	
Create simulation model	Verilog
Allow mixed-language simulation	Leave this option off
<b>Output Directory</b>	
Path	<code>&lt;working_dir&gt;/avlm_avls_2x2</code>

- c. Click **Generate**.

The Qsys **Generate** window displays informational messages as it generates the testbench.

- d. Close the **Generate** window.
4. Start the ModelSim simulator.
5. To run the simulation, type the following command in your working directory:

```
do run_simulation.tcl
```

This command compiles all the required HDL files, elaborates, and runs the simulation.

**Figure 17-3: Avalon-MM Master0 and Slave0 Writes**





Figure 17-4: Avalon-MM Master0 and Slave0 Reads




## Avalon-MM VHDL Testbench Description

At the top-level, the VHDL HDL version of the Avalon-MM testbench includes two modules:

- The System Under Test- This module includes the Avalon-MM Master and Slaves components and the Avalon-MM Master and Slave BFM.
- The Test Program- The module includes Master Command and Slave Threads.

Figure 17-5: VHDL Testbench for Two Avalon-MM Masters and Slaves



The Master Command Thread performs the following functions:

- Generates random commands
- Passes the commands to Avalon-MM Master BFM
- Saves the commands in a FIFO for command and response verification
- For read commands, the master waits for a valid response and verifies it against the expected read data.

The Slave Thread performs the following functions:

- Randomly sets backpressure cycles to Avalon-MM Slave BFM
- Waits for valid commands
- Retrieves valid commands from the Avalon-MM Slave BFM
- Verifies commands against the expected command
- Sends read data for read commands. The read data is saved in a FIFO for verification

The test program sends the following transaction types:

- Non-bursting writes
- Non-bursting reads
- Bursting writes
- Bursting reads

## Running the Testbench for a Single Avalon-MM Master and Slave Pair

1. Unzip **ug\_avalon\_verification\_ip.zip** to a working directory.
2. Open **<working\_dir>/avlm\_avls\_1x1.qsys**.
3. Complete the following steps to generate the testbench:
  - a. On the Generate menu, select **Generate HDL**.
  - b. Specify the parameters shown in the following table:

Table 17-3: Generation Parameters

Parameter	Value
<b>Synthesis</b>	
Create HDL design files for synthesis	Leave this option off
Create timing and resource estimates for third-party EDA synthesis tools	Leave this option off
Create block symbol file (.bsf)	Leave this option on
<b>Simulation</b>	
Create simulation model	VHDL
Allow mixed-language simulation	Leave this option off
<b>Output Directory</b>	
Path	<working_dir>/avlm_avls_1x1

c. Click **Generate**.

The Qsys **Generate** window displays informational messages as it generates the testbench.

d. Close the **Generate** window.

## 4. Start the ModelSim® simulator.

## 5. To run the simulation, type the following command in your working directory:

```
do run_simulation.tcl
```

This command compiles all the required HDL files, elaborates, and runs the simulation.

Figure 17-6: Timing for a Write Burst with a Burst Count of Five





Figure 17-7: Timing for a Read with a Burst Count of Six



## Running the Testbench for Two Avalon-MM Masters Slaves

1. Unzip **ug\_avalon\_verification\_ip.zip** to a working directory.
2. Open **<working\_dir>/avlm\_avls\_2x2.qsys**.
3. Complete the following steps to generate the testbench:
  - a. On the Generate menu, select **Generate HDL**.
  - b. Specify the parameters shown in the following table:

Table 17-4: Generation Parameters

Parameter	Value
<b>Synthesis</b>	
Create HDL design files for synthesis	Leave this option off
Create timing and resource estimates for third-party EDA synthesis tools	Leave this option off
Create block symbol file (.bsf)	Leave this option on
<b>Simulation</b>	
Create simulation model	VHDL
Allow mixed-language simulation	Leave this option off
<b>Output Directory</b>	
Path	<working_dir>/avlm_avls_2x2

- c. Click **Generate**.

The Qsys **Generate** window displays informational messages as it generates the testbench.

- d. Close the **Generate** window.
4. Start the ModelSim simulator.
5. To run the simulation, type the following command in your working directory:

```
do run_simulation.tcl
```

This command compiles all the required HDL files, elaborates, and runs the simulation.

**Figure 17-8: Timing for a Write Burst with a Burst Count of Four**





Figure 17-9: Timing for a Read with a Burst Count of Three



## Using the VHDL BFM

The Quartus II software version 13.0 and higher provides VHDL BFM support in Qsys. To use a VHDL BFM, your test program must include the appropriate VHDL package. For example, to use the Avalon-MM master BFM, include the package for this BFM in your test program. Packages are named: **<BFM type or component name>\_vhdl\_pkg**

The VHDL BFM design and simulation flow is similar to the Verilog HDL flow, and involves the following steps:

1. Create the system design in Qsys.
2. Generate the testbench design in the Qsys **Generation** tab. Qsys automatically assigns a unique ID (0 to 1023) to each VHDL BFM instance in the testbench design.

**Note:** You can implement up to 1,024 instances of a particular BFM component.

1. Open the testbench system in Qsys.
2. (Optional) Make changes as needed to the BFM, such as changing the BFM instance name or the VHDL BFM ID. You change the ID with the **VHDL BFM ID** option.

**Note:** The VHDL BFM ID is only applicable for VHDL BFMs. The parameter appears in the top-level HDL for both Verilog HDL and VHDL files. However, Verilog HDL systems ignore this setting.

1. Generate a VHDL simulation model of the testbench design.
2. Create a custom test program.
3. Compile and load the Qsys design and testbench in a simulator.
4. Run the simulation.

For information about creating a Verilog HDL testbench click on the link below.

**Related Information**

[Avalon-ST Verilog HDL Testbench](#) on page 16-1

# Document Revision History 18

2015.06.04

UG-01073



Subscribe



Send Feedback

The following table shows the revision history for this document.

Date	Version	Changes
2015.06.04	2015.06.04	Made the following changes: <ul style="list-style-type: none"><li>• Updated the definition of <code>set_response_latency</code> for the Avalon-MM slave BFM.</li><li>• Corrected language support for the Clock Source BFM and Reset Source BFM. These BFMs support both Verilog HDL and VHDL.</li><li>• Updated the name of the <code>.zip</code> file of example designs to <b>ug_avalon_verification_ip.zip</b>.</li></ul>
June 2014	3.3	Made the following changes: <ul style="list-style-type: none"><li>• Revised the VHDL API arguments. The following changes were made for all VHDL procedures:<ul style="list-style-type: none"><li>• Removed the <code>req_if</code> argument from <code>event_*</code> procedures.</li><li>• Changed the <code>req_if</code> argument to <code>req_if(bfm_id)</code> for all <code>set_*</code>, <code>get_*</code>, <code>push_*</code>, and <code>pop_*</code> procedures.</li><li>• Changed the first argument to the <code>get_*</code> procedures to the return value.</li></ul></li><li>• Added support for VHDL for the conduit and tri-state conduit interfaces.</li><li>• Updated Qsys tutorial to work in with Quartus II 14.0 software.</li><li>• Added <i>Avalon-MM Testbenches for Verilog HDL and VHDL</i>. This chapter provides the following testbenches:<ul style="list-style-type: none"><li>• Verilog HDL testbench for single Avalon-MM Master and Slave pair.</li><li>• Verilog HDL testbench for 2 Avalon-MM Masters that both connect to 2 Avalon-MM Slaves.</li><li>• VHDL testbench for single Avalon-MM Master and Slave pair.</li><li>• Verilog HDL testbench for 2 Avalon-MM Masters that both connect to 2 Avalon-MM Slaves.</li></ul></li><li>• Reformatted.</li></ul>

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO  
9001:2008  
Registered

Date	Version	Changes
May 2013	3.2	<p>Added information on VHDL support for verification IP.</p> <p>Removed information on the following wrappers. These wrappers are not supported in the Quartus II software version 13.0 and higher.</p> <ul style="list-style-type: none"> <li>Avalon-MM master BFM with Avalon-ST API wrapper</li> <li>Avalon-MM slave BFM with Avalon-ST API wrapper</li> <li>Avalon-ST source BFM with Avalon-ST API wrapper</li> <li>Avalon-ST sink BFM with Avalon-ST API wrapper</li> </ul> <p>Removed references to SOPC Builder.</p>
June 2012	3.1	<ul style="list-style-type: none"> <li>Updated SOPC Tutorial chapter.</li> <li>Updated Qsys Tutorial chapter.</li> </ul>

## How to Contact Altera

Contact (1)	Contact Method	Address
Technical support	Website	<a href="http://www.altera.com/support">www.altera.com/support</a>
Technical training	Website	<a href="http://www.altera.com/training">www.altera.com/training</a>
	Email	
Product literature	Website	<a href="http://www.altera.com/literature">www.altera.com/literature</a>
Non-technical support (General)	Email	
(Software Licensing)	Email	

Note to Table:

- You can also contact your local Altera sales office or sales representative.

## Typographic Conventions

Visual Cue	Meaning
<b>Bold Type with Initial Capital Letters</b>	Indicate command names, dialog box titles, dialog box options, and other GUI labels. For example, <b>Save As</b> dialog box. For GUI elements, capitalization matches the GUI.
<b>bold type</b>	Indicates directory names, project names, disk drive names, file names, file name extensions, software utility names, and GUI labels. For example, <code>\qdesigns</code> directory, <b>D:</b> drive, and <code>chiptrip.gdf</code> file.
<i>Italic Type with Initial Capital Letters</i>	Indicate document titles. For example, <i>Stratix IV Design Guidelines</i> .

Visual Cue	Meaning
italic type	Indicates variables. For example, $n + 1$ . Variable names are enclosed in angle brackets (< >). For example, <file name> and <project name>.pdf file.
Initial Capital Letters	Indicate keyboard keys and menu names. For example, the Delete key and the Options menu.
“Subheading Title”	Quotation marks indicate references to sections within a document and titles of Quartus II Help topics. For example, “Typographic Conventions.”
Courier type	Indicates signal, port, register, bit, block, and primitive names. For example, data1, tdi, and input. The suffix n denotes an active-low signal. For example, resetn.  Indicates command line commands and anything that must be typed exactly as it appears. For example, c:\qdesigns\tutorial\chiptrip.gdf.  Also indicates sections of an actual file, such as a Report File, references to parts of files (for example, the AHDL keyword SUBDESIGN), and logic function names (for example, TRI).
r	An angled arrow instructs you to press the Enter key.
1., 2., 3., and a., b., c., and so on	Numbered steps indicate a list of items when the sequence of the items is important, such as the steps listed in a procedure.
■ ■ ■	Bullets indicate a list of items when the sequence of the items is not important.
l	The hand points to information that requires special attention.
h	A question mark directs you to a software help system with related information.
f	The feet direct you to another document or website with related information.
c	A caution calls attention to a condition or possible situation that can damage or destroy the product or your work.
w	A warning calls attention to a condition or possible situation that can cause you injury.