很抱歉,此 PDF 仅供下载

Signal Description

This section provides a detailed description of P64H signals. The signals are arranged in functional groups according to their associated interface. The states of all of the signals during reset are provided in Clocking and Reset.

The “#” symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When “#” is not present after the signal name, the signal is asserted when at the high voltage level.

Signal Description

This section provides a detailed description of P64H signals. The signals are arranged in functional groups according to their associated interface. The states of all of the signals during reset are provided in Clocking and Reset.

The “#” symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When “#” is not present after the signal name, the signal is asserted when at the high voltage level.